Skip to content

Commit 02ddba3

Browse files
alexbadenalexbaden
committed
Adjust lit test for 9d11c09 
1 parent 4587aef commit 02ddba3

File tree

1 file changed

+18
-24
lines changed

1 file changed

+18
-24
lines changed

‎test/TritonIntelGPU/tritonintlgpu-nested-layout.mlir

Lines changed: 18 additions & 24 deletions
Original file line numberDiff line numberDiff line change
@@ -179,7 +179,6 @@ module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.targ
179179
// CHECK-DAG: %[[CST_5:.*]] = llvm.mlir.constant(5 : i32) : i32
180180
// CHECK-DAG: %[[CST_6:.*]] = llvm.mlir.constant(6 : i32) : i32
181181
// CHECK-DAG: %[[CST_7:.*]] = llvm.mlir.constant(7 : i32) : i32
182-
// CHECK-DAG: %[[CST_8:.*]] = llvm.mlir.constant(8 : i32) : i32
183182
// CHECK-DAG: %[[CST_16:.*]] = llvm.mlir.constant(16 : i32) : i32
184183
// CHECK-DAG: %[[CST_17:.*]] = llvm.mlir.constant(17 : i32) : i32
185184
// CHECK-DAG: %[[CST_18:.*]] = llvm.mlir.constant(18 : i32) : i32
@@ -188,29 +187,24 @@ module attributes {"ttg.num-ctas" = 1 : i32, "ttg.num-warps" = 4 : i32, ttg.targ
188187
// CHECK-DAG: %[[CST_21:.*]] = llvm.mlir.constant(21 : i32) : i32
189188
// CHECK-DAG: %[[CST_22:.*]] = llvm.mlir.constant(22 : i32) : i32
190189
// CHECK-DAG: %[[CST_23:.*]] = llvm.mlir.constant(23 : i32) : i32
191-
// CHECK: %[[THREADS_ID:.*]] = llvm.call spir_funccc @_Z12get_local_idj(%[[CST_0]])
192-
// CHECK: %[[THREADS_ID_32:.*]] = llvm.trunc %[[THREADS_ID]] : i64 to i32
193-
// CHECK: %[[WARP_ID:.*]] = llvm.udiv %[[THREADS_ID_32]], %[[CST_16]] : i32
194-
// CHECK: %[[VAL_26:.*]] = llvm.and %[[WARP_ID]], %[[CST_2]] : i32
195-
// CHECK: %[[VAL_27:.*]] = llvm.icmp "eq" %[[VAL_26]], %[[CST_0]] : i32
196-
// CHECK: %[[VAL_28:.*]] = llvm.select %[[VAL_27]], %[[CST_0]], %[[CST_8]] : i1, i32
197-
// CHECK: %[[VAL_29:.*]] = llvm.xor %[[CST_0]], %[[VAL_28]] : i32
198-
// CHECK: %[[OFFSET_X_0:.*]] = llvm.xor %[[VAL_29]], %[[CST_0]] : i32
199-
// CHECK: %[[OFFSET_X_1:.*]] = llvm.xor %[[VAL_29]], %[[CST_1]] : i32
200-
// CHECK: %[[OFFSET_X_2:.*]] = llvm.xor %[[VAL_29]], %[[CST_2]] : i32
201-
// CHECK: %[[OFFSET_X_3:.*]] = llvm.xor %[[VAL_29]], %[[CST_3]] : i32
202-
// CHECK: %[[OFFSET_X_4:.*]] = llvm.xor %[[VAL_29]], %[[CST_4]] : i32
203-
// CHECK: %[[OFFSET_X_5:.*]] = llvm.xor %[[VAL_29]], %[[CST_5]] : i32
204-
// CHECK: %[[OFFSET_X_6:.*]] = llvm.xor %[[VAL_29]], %[[CST_6]] : i32
205-
// CHECK: %[[OFFSET_X_7:.*]] = llvm.xor %[[VAL_29]], %[[CST_7]] : i32
206-
// CHECK: %[[OFFSET_X_8:.*]] = llvm.xor %[[VAL_29]], %[[CST_16]] : i32
207-
// CHECK: %[[OFFSET_X_9:.*]] = llvm.xor %[[VAL_29]], %[[CST_17]] : i32
208-
// CHECK: %[[OFFSET_X_10:.*]] = llvm.xor %[[VAL_29]], %[[CST_18]] : i32
209-
// CHECK: %[[OFFSET_X_11:.*]] = llvm.xor %[[VAL_29]], %[[CST_19]] : i32
210-
// CHECK: %[[OFFSET_X_12:.*]] = llvm.xor %[[VAL_29]], %[[CST_20]] : i32
211-
// CHECK: %[[OFFSET_X_13:.*]] = llvm.xor %[[VAL_29]], %[[CST_21]] : i32
212-
// CHECK: %[[OFFSET_X_14:.*]] = llvm.xor %[[VAL_29]], %[[CST_22]] : i32
213-
// CHECK: %[[OFFSET_X_15:.*]] = llvm.xor %[[VAL_29]], %[[CST_23]] : i32
190+
// CHECK: %[[VAL_34:.*]] = llvm.xor {{.*}} : i32
191+
// CHECK: %[[VAL_35:.*]] = llvm.xor %[[CST_0]], %[[VAL_34]] : i32
192+
// CHECK: %[[OFFSET_X_0:.*]] = llvm.xor %[[VAL_35]], %[[CST_0]] : i32
193+
// CHECK: %[[OFFSET_X_1:.*]] = llvm.xor %[[VAL_35]], %[[CST_1]] : i32
194+
// CHECK: %[[OFFSET_X_2:.*]] = llvm.xor %[[VAL_35]], %[[CST_2]] : i32
195+
// CHECK: %[[OFFSET_X_3:.*]] = llvm.xor %[[VAL_35]], %[[CST_3]] : i32
196+
// CHECK: %[[OFFSET_X_4:.*]] = llvm.xor %[[VAL_35]], %[[CST_4]] : i32
197+
// CHECK: %[[OFFSET_X_5:.*]] = llvm.xor %[[VAL_35]], %[[CST_5]] : i32
198+
// CHECK: %[[OFFSET_X_6:.*]] = llvm.xor %[[VAL_35]], %[[CST_6]] : i32
199+
// CHECK: %[[OFFSET_X_7:.*]] = llvm.xor %[[VAL_35]], %[[CST_7]] : i32
200+
// CHECK: %[[OFFSET_X_8:.*]] = llvm.xor %[[VAL_35]], %[[CST_16]] : i32
201+
// CHECK: %[[OFFSET_X_9:.*]] = llvm.xor %[[VAL_35]], %[[CST_17]] : i32
202+
// CHECK: %[[OFFSET_X_10:.*]] = llvm.xor %[[VAL_35]], %[[CST_18]] : i32
203+
// CHECK: %[[OFFSET_X_11:.*]] = llvm.xor %[[VAL_35]], %[[CST_19]] : i32
204+
// CHECK: %[[OFFSET_X_12:.*]] = llvm.xor %[[VAL_35]], %[[CST_20]] : i32
205+
// CHECK: %[[OFFSET_X_13:.*]] = llvm.xor %[[VAL_35]], %[[CST_21]] : i32
206+
// CHECK: %[[OFFSET_X_14:.*]] = llvm.xor %[[VAL_35]], %[[CST_22]] : i32
207+
// CHECK: %[[OFFSET_X_15:.*]] = llvm.xor %[[VAL_35]], %[[CST_23]] : i32
214208
// CHECK: %[[VAL_56:.*]] = llvm.call spir_funccc @_Z18__spirv_ocl_printf({{.*}}, {{.*}}, {{.*}}, {{.*}}, %[[OFFSET_X_0]], {{.*}}, {{.*}})
215209
// CHECK: %[[VAL_57:.*]] = llvm.call spir_funccc @_Z18__spirv_ocl_printf({{.*}}, {{.*}}, {{.*}}, {{.*}}, %[[OFFSET_X_1]], {{.*}}, {{.*}})
216210
// CHECK: %[[VAL_58:.*]] = llvm.call spir_funccc @_Z18__spirv_ocl_printf({{.*}}, {{.*}}, {{.*}}, {{.*}}, %[[OFFSET_X_2]], {{.*}}, {{.*}})

0 commit comments

Comments
 (0)