@@ -380,7 +380,7 @@ def make_llir(src, metadata, options):
380
380
return ret
381
381
382
382
@staticmethod
383
- def make_spv (src , metadata , options ):
383
+ def make_spv (src , metadata , options , device_arch ):
384
384
spirv , name = intel .translate_to_spirv (src )
385
385
metadata ["name" ] = name
386
386
if options .grf_mode == 'small' :
@@ -414,8 +414,8 @@ def make_spv(src, metadata, options):
414
414
fbin = fsrc .name + '.o'
415
415
416
416
ocloc_cmd = [
417
- 'ocloc' , 'compile' , '-file' , fsrc .name , '-o' , fbin , '-spirv_input' , '-device' , 'pvc' , '-options' ,
418
- metadata ["build_flags" ] + shader_dump_opt
417
+ 'ocloc' , 'compile' , '-file' , fsrc .name , '-o' , fbin , '-spirv_input' , '-device' , device_arch ,
418
+ '-options' , metadata ["build_flags" ] + shader_dump_opt
419
419
]
420
420
421
421
try :
@@ -468,7 +468,7 @@ def add_stages(self, stages, options, language):
468
468
elif language == Language .GLUON :
469
469
stages ["ttgir" ] = lambda src , metadata : self .ttgir_opt (src , metadata , options )
470
470
stages ["llir" ] = lambda src , metadata : self .make_llir (src , metadata , options )
471
- stages ["spv" ] = lambda src , metadata : self .make_spv (src , metadata , options )
471
+ stages ["spv" ] = lambda src , metadata : self .make_spv (src , metadata , options , self . device_arch )
472
472
473
473
@functools .lru_cache ()
474
474
def hash (self ):
0 commit comments