Skip to content

Commit 6d6c0b0

Browse files
authored
Add new transformations to the pass pipeline (#4472)
Adding new transformations to the Intel pass pipeline (already used by the NVidia pass pipeline) Signed-off-by: Tiotto, Ettore <[email protected]>
1 parent 8b73e5a commit 6d6c0b0

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

third_party/intel/backend/compiler.py

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -287,6 +287,12 @@ def make_ttgir(mod, metadata, opt, properties):
287287
intel.passes.ttgpuir.add_reduce_variable_liveness(pm)
288288

289289
passes.ttgpuir.add_fuse_nested_loops(pm)
290+
291+
passes.common.add_canonicalizer(pm)
292+
passes.ttir.add_triton_licm(pm)
293+
passes.common.add_canonicalizer(pm)
294+
passes.ttgpuir.add_combine_tensor_select_and_if(pm)
295+
290296
passes.ttgpuir.add_optimize_thread_locality(pm)
291297
passes.ttgpuir.add_optimize_dot_operands(pm, True)
292298
passes.common.add_cse(pm)

0 commit comments

Comments
 (0)