File tree Expand file tree Collapse file tree 7 files changed +21
-0
lines changed Expand file tree Collapse file tree 7 files changed +21
-0
lines changed Original file line number Diff line number Diff line change @@ -29,10 +29,12 @@ other_tests_x86_64=
29
29
other_tests_x86_32 =
30
30
other_tests_aarch64 =
31
31
other_tests_ppc64le =
32
+ other_tests_riscv64 =
32
33
lsrc_x86_64 =
33
34
lsrc_x86_32 =
34
35
lsrc_aarch64 =
35
36
lsrc_ppc64le =
37
+ lsrc_riscv64 =
36
38
lsrc_base_aliases =
37
39
lsrc32 =
38
40
unit_tests32 =
@@ -83,6 +85,12 @@ libisal_la_SOURCES += ${lsrc_ppc64le}
83
85
other_tests += ${other_tests_ppc64le}
84
86
endif
85
87
88
+ if CPU_RISCV64
89
+ ARCH =-Driscv64
90
+ libisal_la_SOURCES += ${lsrc_riscv64}
91
+ other_tests += ${other_tests_riscv64}
92
+ endif
93
+
86
94
if CPU_UNDEFINED
87
95
libisal_la_SOURCES += ${lsrc_base_aliases}
88
96
endif
@@ -131,6 +139,9 @@ endif
131
139
if CPU_AARCH64
132
140
as_filter = $(CC ) -D__ASSEMBLY__
133
141
endif
142
+ if CPU_RISCV64
143
+ as_filter = $(CC ) -D__ASSEMBLY__
144
+ endif
134
145
135
146
CCAS = $(as_filter )
136
147
EXTRA_DIST += tools/yasm-filter.sh tools/nasm-filter.sh
@@ -142,6 +153,9 @@ AM_CCASFLAGS = ${AM_CFLAGS}
142
153
else
143
154
AM_CCASFLAGS = ${yasm_args} ${INCLUDE} ${src_include} ${DEFS} ${D}
144
155
endif
156
+ if CPU_RISCV64
157
+ AM_CCASFLAGS = ${AM_CFLAGS}
158
+ endif
145
159
146
160
.asm.s :
147
161
@echo " MKTMP " $@ ;
Original file line number Diff line number Diff line change @@ -31,11 +31,13 @@ AS_CASE([$host_cpu],
31
31
[ arm64] , [ CPU="aarch64"] ,
32
32
[ powerpc64le] , [ CPU="ppc64le"] ,
33
33
[ ppc64le] , [ CPU="ppc64le"] ,
34
+ [ riscv64] , [ CPU="riscv64"] ,
34
35
)
35
36
AM_CONDITIONAL([ CPU_X86_64] , [ test "$CPU" = "x86_64"] )
36
37
AM_CONDITIONAL([ CPU_X86_32] , [ test "$CPU" = "x86_32"] )
37
38
AM_CONDITIONAL([ CPU_AARCH64] , [ test "$CPU" = "aarch64"] )
38
39
AM_CONDITIONAL([ CPU_PPC64LE] , [ test "$CPU" = "ppc64le"] )
40
+ AM_CONDITIONAL([ CPU_RISCV64] , [ test "$CPU" = "riscv64"] )
39
41
AM_CONDITIONAL([ CPU_UNDEFINED] , [ test "x$CPU" = "x"] )
40
42
41
43
if test "$CPU" = "x86_64"; then
Original file line number Diff line number Diff line change @@ -36,6 +36,7 @@ lsrc += \
36
36
lsrc_base_aliases += crc/crc_base_aliases.c
37
37
lsrc_x86_32 += crc/crc_base_aliases.c
38
38
lsrc_ppc64le += crc/crc_base_aliases.c
39
+ lsrc_riscv64 += crc/crc_base_aliases.c
39
40
40
41
lsrc_x86_64 += \
41
42
crc/crc16_t10dif_01.asm \
Original file line number Diff line number Diff line change @@ -34,6 +34,7 @@ include erasure_code/ppc64le/Makefile.am
34
34
lsrc += erasure_code/ec_base.c
35
35
36
36
lsrc_base_aliases += erasure_code/ec_base_aliases.c
37
+ lsrc_riscv64 += erasure_code/ec_base_aliases.c
37
38
lsrc_x86_64 += \
38
39
erasure_code/ec_highlevel_func.c \
39
40
erasure_code/gf_vect_mul_sse.asm \
Original file line number Diff line number Diff line change @@ -39,6 +39,7 @@ lsrc += igzip/igzip.c \
39
39
lsrc_base_aliases += igzip/igzip_base_aliases.c igzip/proc_heap_base.c
40
40
lsrc_x86_32 += igzip/igzip_base_aliases.c igzip/proc_heap_base.c
41
41
lsrc_ppc64le += igzip/igzip_base_aliases.c igzip/proc_heap_base.c
42
+ lsrc_riscv64 += igzip/igzip_base_aliases.c igzip/proc_heap_base.c
42
43
43
44
lsrc_aarch64 += igzip/aarch64/igzip_inflate_multibinary_arm64.S \
44
45
igzip/aarch64/igzip_multibinary_arm64.S \
Original file line number Diff line number Diff line change @@ -33,6 +33,7 @@ lsrc += mem/mem_zero_detect_base.c
33
33
34
34
lsrc_base_aliases += mem/mem_zero_detect_base_aliases.c
35
35
lsrc_ppc64le += mem/mem_zero_detect_base_aliases.c
36
+ lsrc_riscv64 += mem/mem_zero_detect_base_aliases.c
36
37
37
38
lsrc_x86_64 += mem/mem_zero_detect_avx512.asm \
38
39
mem/mem_zero_detect_avx2.asm \
Original file line number Diff line number Diff line change @@ -33,6 +33,7 @@ lsrc += raid/raid_base.c
33
33
34
34
lsrc_base_aliases += raid/raid_base_aliases.c
35
35
lsrc_ppc64le += raid/raid_base_aliases.c
36
+ lsrc_riscv64 += raid/raid_base_aliases.c
36
37
37
38
lsrc_x86_64 += \
38
39
raid/xor_gen_sse.asm \
You can’t perform that action at this time.
0 commit comments