@@ -177,14 +177,18 @@ defvar IntelCpuAspects = [
177177 AspectExt_oneapi_srgb, AspectExt_oneapi_native_assert,
178178 AspectExt_intel_legacy_image, AspectExt_oneapi_ballot_group,
179179 AspectExt_oneapi_fixed_size_group, AspectExt_oneapi_opportunistic_group,
180- AspectExt_oneapi_tangle_group, AspectExt_oneapi_private_alloca
180+ AspectExt_oneapi_tangle_group, AspectExt_oneapi_private_alloca,
181+ AspectOnline_compiler, AspectOnline_linker, AspectExt_intel_gpu_slices,
182+ AspectExt_intel_gpu_subslices_per_slice, AspectExt_intel_gpu_eu_count_per_subslice,
183+ AspectExt_intel_gpu_hw_threads_per_eu, AspectExt_intel_device_id,
184+ AspectExt_oneapi_virtual_functions
181185] # AllUSMAspects;
182186
183187def : TargetInfo<"spir64", [], [], "", "", 1>;
184188def : TargetInfo<"spir64_gen", [], [], "", "", 1>;
185189def : TargetInfo<"spir64_x86_64", IntelCpuAspects, [4, 8, 16, 32, 64], "", "", 1>;
186190def : TargetInfo<"spir64_fpga", [], [], "", "", 1>;
187- def : TargetInfo<"x86_64", [] , [], "", "", 1>;
191+ def : TargetInfo<"x86_64", IntelCpuAspects , [4, 8, 16, 32, 64 ], "", "", 1>;
188192// Examples of how to use a combination of explicitly specified values + predefined lists
189193//defvar AspectList = [AspectCpu] # AllUSMAspects;
190194//def : TargetInfo<"Test", AspectList, []>;
@@ -196,9 +200,11 @@ defvar Fp16Fp64Atomic64 = [AspectFp16, AspectFp64, AspectAtomic64];
196200defvar Fp16Atomic64 = [AspectFp16, AspectAtomic64];
197201defvar Sg8_16_32 = [8, 16, 32];
198202defvar Sg16_32 = [16, 32];
199- defvar IntelBaseAspects = [AspectExt_intel_esimd];
203+ defvar IntelGPUBaseAspects = [AspectExt_intel_esimd, AspectExt_oneapi_ballot_group,
204+ AspectExt_oneapi_fixed_size_group, AspectExt_oneapi_opportunistic_group,
205+ AspectExt_oneapi_tangle_group];
200206class IntelTargetInfo<string Name, list<Aspect> Aspects, list<int> subGroupSizesList>
201- : TargetInfo<Name, IntelBaseAspects # Aspects, subGroupSizesList>;
207+ : TargetInfo<Name, IntelGPUBaseAspects # Aspects, subGroupSizesList>;
202208// Note: only the "canonical" target names are listed here - see
203209// SYCL::gen::resolveGenDevice().
204210//
@@ -268,7 +274,7 @@ defvar CudaMinUSMAspects = [AspectUsm_device_allocations, AspectUsm_host_allocat
268274defvar CudaSM90USMAspects = [AspectUsm_system_allocations, AspectUsm_atomic_host_allocations, AspectUsm_atomic_shared_allocations];
269275
270276defvar CudaMinAspects = !listconcat(CudaMinUSMAspects, [AspectGpu, AspectFp64, AspectOnline_compiler, AspectOnline_linker,
271- AspectQueue_profiling, AspectExt_intel_pci_address, AspectExt_intel_max_mem_bandwidth, AspectExt_intel_memory_bus_width,
277+ AspectQueue_profiling, AspectExt_intel_pci_address, AspectExt_intel_memory_bus_width,
272278 AspectExt_intel_device_info_uuid, AspectExt_oneapi_native_assert, AspectExt_intel_free_memory, AspectExt_intel_device_id,
273279 AspectExt_intel_memory_clock_rate, AspectExt_oneapi_ballot_group, AspectExt_oneapi_fixed_size_group,
274280 AspectExt_oneapi_opportunistic_group, AspectExt_oneapi_graph, AspectExt_oneapi_limited_graph]);
@@ -325,9 +331,9 @@ defvar HipSubgroupSizesCDNA = [64]; // gfx908, gfx90a (encapsulates CDNA1..2
325331
326332defvar HipMinAspects = [AspectGpu, AspectFp16, AspectFp64,
327333 AspectOnline_compiler, AspectOnline_linker, AspectQueue_profiling,
328- AspectExt_intel_pci_address, AspectExt_intel_max_mem_bandwidth ,
329- AspectExt_intel_device_id, AspectExt_intel_memory_clock_rate ,
330- AspectExt_intel_memory_bus_width, AspectExt_intel_free_memory];
334+ AspectExt_intel_pci_address, AspectExt_intel_device_id ,
335+ AspectExt_intel_memory_clock_rate, AspectExt_intel_memory_bus_width ,
336+ AspectExt_intel_free_memory];
331337
332338defvar HipUSMAspects = !listremove(AllUSMAspects, [AspectUsm_system_allocations]);
333339defvar HipGraphAspects = [AspectExt_oneapi_graph, AspectExt_oneapi_limited_graph];
0 commit comments