Skip to content

Commit 53765b5

Browse files
committed
Remove conflict markers from previous conflict
1 parent e02704b commit 53765b5

File tree

1 file changed

+0
-19
lines changed

1 file changed

+0
-19
lines changed

llvm/lib/Target/SPIRV/SPIRVModuleAnalysis.cpp

Lines changed: 0 additions & 19 deletions
Original file line numberDiff line numberDiff line change
@@ -248,25 +248,6 @@ static InstrSignature instrToSignature(const MachineInstr &MI,
248248
Register DefReg;
249249
InstrSignature Signature{MI.getOpcode()};
250250
for (unsigned i = 0; i < MI.getNumOperands(); ++i) {
251-
<<<<<<< HEAD
252-
=======
253-
// The only decorations that can be applied more than once to a given <id>
254-
// or structure member are UserSemantic(5635), CacheControlLoadINTEL (6442),
255-
// and CacheControlStoreINTEL (6443). For all the rest of decorations, we
256-
// will only add to the signature the Opcode, the id to which it applies,
257-
// and the decoration id, disregarding any decoration flags. This will
258-
// ensure that any subsequent decoration with the same id will be deemed as
259-
// a duplicate. Then, at the call site, we will be able to handle duplicates
260-
// in the best way.
261-
unsigned Opcode = MI.getOpcode();
262-
if ((Opcode == SPIRV::OpDecorate) && i >= 2) {
263-
unsigned DecorationID = MI.getOperand(1).getImm();
264-
if (DecorationID != SPIRV::Decoration::UserSemantic &&
265-
DecorationID != SPIRV::Decoration::CacheControlLoadINTEL &&
266-
DecorationID != SPIRV::Decoration::CacheControlStoreINTEL)
267-
continue;
268-
}
269-
>>>>>>> 2681497d1b3ddceabdb58edff932053270705f10
270251
const MachineOperand &MO = MI.getOperand(i);
271252
size_t h;
272253
if (MO.isReg()) {

0 commit comments

Comments
 (0)