Skip to content

Commit b048b1b

Browse files
committed
[AArch64][SVE2] Add the SVE2.1 pmov instructions
This patch adds the assembly/disassembly for the following instructions: pmov : Move predicate to vector pmov : Move vector to predicate The reference can be found here: https://developer.arm.com/documentation/ddi0602/2022-09 Differential Revision: https://reviews.llvm.org/D137561
1 parent fd16ff3 commit b048b1b

File tree

4 files changed

+374
-0
lines changed

4 files changed

+374
-0
lines changed

llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3762,4 +3762,7 @@ defm FMINQV : sve2p1_fp_reduction_q<0b111, "fminqv">;
37623762

37633763
defm DUPQ_ZZI : sve2p1_dupq<"dupq">;
37643764
def EXTQ_ZZI : sve2p1_extq<"extq">;
3765+
3766+
defm PMOV_PZI : sve2p1_vector_to_pred<"pmov">;
3767+
defm PMOV_ZIP : sve2p1_pred_to_vector<"pmov">;
37653768
} // End HasSVE2p1_or_HasSME2p1

llvm/lib/Target/AArch64/SVEInstrFormats.td

Lines changed: 79 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9363,3 +9363,82 @@ class sve2p1_extq<string mnemonic>
93639363
let DestructiveInstType = DestructiveOther;
93649364
let ElementSize = ZPR8.ElementSize;
93659365
}
9366+
9367+
9368+
// SVE move predicate from vector
9369+
class sve2p1_vector_to_pred<bits<4> opc, string mnemonic,
9370+
PPRRegOp ppr_ty, Operand itype>
9371+
: I<(outs ppr_ty:$Pd), (ins ZPRAny:$Zn, itype:$index),
9372+
mnemonic, "\t$Pd, $Zn$index",
9373+
"", []>, Sched<[]> {
9374+
bits<4> Pd;
9375+
bits<5> Zn;
9376+
let Inst{31-24} = 0b00000101;
9377+
let Inst{23-22} = opc{3-2};
9378+
let Inst{21-19} = 0b101;
9379+
let Inst{18-17} = opc{1-0};
9380+
let Inst{16-10} = 0b0001110;
9381+
let Inst{9-5} = Zn;
9382+
let Inst{4} = 0b0;
9383+
let Inst{3-0} = Pd;
9384+
}
9385+
9386+
multiclass sve2p1_vector_to_pred<string mnemonic> {
9387+
def _B : sve2p1_vector_to_pred<{0, 0, 0, 1}, mnemonic, PPR8, VectorIndex0>;
9388+
def _H : sve2p1_vector_to_pred<{0, 0, 1, ?}, mnemonic, PPR16, VectorIndexD32b> {
9389+
bits<1> index;
9390+
let Inst{17} = index;
9391+
}
9392+
def _S : sve2p1_vector_to_pred<{0, 1, ?, ?}, mnemonic, PPR32, VectorIndexS32b> {
9393+
bits<2> index;
9394+
let Inst{18-17} = index;
9395+
}
9396+
def _D : sve2p1_vector_to_pred<{1, ?, ?, ?}, mnemonic, PPR64, VectorIndexH32b> {
9397+
bits<3> index;
9398+
let Inst{22} = index{2};
9399+
let Inst{18-17} = index{1-0};
9400+
}
9401+
9402+
def : InstAlias<mnemonic # "\t$Pd, $Zn",
9403+
(!cast<Instruction>(NAME # _B) PPR8:$Pd, ZPRAny:$Zn, 0), 1>;
9404+
}
9405+
9406+
9407+
// SVE move predicate into vector
9408+
class sve2p1_pred_to_vector<bits<4> opc, string mnemonic,
9409+
PPRRegOp ppr_ty, Operand itype>
9410+
: I<(outs ZPRAny:$Zd), (ins ZPRAny:$_Zd, itype:$index, ppr_ty:$Pn),
9411+
mnemonic, "\t$Zd$index, $Pn",
9412+
"", []>, Sched<[]> {
9413+
bits<5> Zd;
9414+
bits<4> Pn;
9415+
let Inst{31-24} = 0b00000101;
9416+
let Inst{23-22} = opc{3-2};
9417+
let Inst{21-19} = 0b101;
9418+
let Inst{18-17} = opc{1-0};
9419+
let Inst{16-9} = 0b10011100;
9420+
let Inst{8-5} = Pn;
9421+
let Inst{4-0} = Zd;
9422+
9423+
let Constraints = "$Zd = $_Zd";
9424+
}
9425+
9426+
multiclass sve2p1_pred_to_vector<string mnemonic> {
9427+
def _B : sve2p1_pred_to_vector<{0, 0, 0, 1}, mnemonic, PPR8, VectorIndex0>;
9428+
def _H : sve2p1_pred_to_vector<{0, 0, 1, ?}, mnemonic, PPR16, VectorIndexD32b> {
9429+
bits<1> index;
9430+
let Inst{17} = index;
9431+
}
9432+
def _S : sve2p1_pred_to_vector<{0, 1, ?, ?}, mnemonic, PPR32, VectorIndexS32b> {
9433+
bits<2> index;
9434+
let Inst{18-17} = index;
9435+
}
9436+
def _D : sve2p1_pred_to_vector<{1, ?, ?, ?}, mnemonic, PPR64, VectorIndexH32b> {
9437+
bits<3> index;
9438+
let Inst{22} = index{2};
9439+
let Inst{18-17} = index{1-0};
9440+
}
9441+
9442+
def : InstAlias<mnemonic # "\t$Zd, $Pn",
9443+
(!cast<Instruction>(NAME # _B) ZPRAny:$Zd, 0, PPR8:$Pn), 1>;
9444+
}
Lines changed: 72 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,72 @@
1+
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2p1 2>&1 < %s | FileCheck %s
2+
3+
// --------------------------------------------------------------------------//
4+
// Invalid vector lane indices
5+
6+
pmov p0.b, z0[1]
7+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: expected lane specifier '[0]'
8+
// CHECK-NEXT: pmov p0.b, z0[1]
9+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
10+
11+
pmov p0.h, z0[2]
12+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 1].
13+
// CHECK-NEXT: pmov p0.h, z0[2]
14+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
15+
16+
pmov p0.h, z0[-1]
17+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 1].
18+
// CHECK-NEXT: pmov p0.h, z0[-1]
19+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
20+
21+
pmov p0.s, z0[4]
22+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
23+
// CHECK-NEXT: pmov p0.s, z0[4]
24+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
25+
26+
pmov p0.s, z0[-1]
27+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
28+
// CHECK-NEXT: pmov p0.s, z0[-1]
29+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
30+
31+
pmov p0.d, z0[8]
32+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 7].
33+
// CHECK-NEXT: pmov p0.d, z0[8]
34+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
35+
36+
pmov p0.d, z0[-1]
37+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 7].
38+
// CHECK-NEXT: pmov p0.d, z0[-1]
39+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
40+
41+
42+
43+
pmov z0[2], p0.h
44+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register.
45+
// CHECK-NEXT: pmov z0[2], p0.h
46+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
47+
48+
pmov z0[-1], p0.h
49+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
50+
// CHECK-NEXT: pmov z0[-1], p0.h
51+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
52+
53+
pmov z0[4], p0.s
54+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid predicate register.
55+
// CHECK-NEXT: pmov z0[4], p0.s
56+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
57+
58+
pmov z0[-1], p0.s
59+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
60+
// CHECK-NEXT: pmov z0[-1], p0.s
61+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
62+
63+
pmov z0[8], p0.d
64+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
65+
// CHECK-NEXT: pmov z0[8], p0.d
66+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
67+
68+
pmov z0[-1], p0.d
69+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: vector lane must be an integer in range [0, 3].
70+
// CHECK-NEXT: pmov z0[-1], p0.d
71+
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
72+

llvm/test/MC/AArch64/SVE2p1/pmov.s

Lines changed: 220 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,220 @@
1+
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2p1 < %s \
2+
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
3+
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2p1 < %s \
4+
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
5+
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
6+
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
7+
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2p1 < %s \
8+
// RUN: | llvm-objdump -d --no-print-imm-hex --mattr=+sme2p1 - | FileCheck %s --check-prefix=CHECK-INST
9+
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2p1 < %s \
10+
// RUN: | llvm-objdump -d --mattr=-sme2p1,-sve2p1 - | FileCheck %s --check-prefix=CHECK-UNKNOWN
11+
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2p1 < %s \
12+
// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
13+
// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2p1 -disassemble -show-encoding \
14+
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
15+
16+
17+
pmov p0.h, z0[0] // 00000101-00101100-00111000-00000000
18+
// CHECK-INST: pmov p0.h, z0[0]
19+
// CHECK-ENCODING: [0x00,0x38,0x2c,0x05]
20+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
21+
// CHECK-UNKNOWN: 052c3800 <unknown>
22+
23+
pmov p5.h, z10[0] // 00000101-00101100-00111001-01000101
24+
// CHECK-INST: pmov p5.h, z10[0]
25+
// CHECK-ENCODING: [0x45,0x39,0x2c,0x05]
26+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
27+
// CHECK-UNKNOWN: 052c3945 <unknown>
28+
29+
pmov p7.h, z13[0] // 00000101-00101100-00111001-10100111
30+
// CHECK-INST: pmov p7.h, z13[0]
31+
// CHECK-ENCODING: [0xa7,0x39,0x2c,0x05]
32+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
33+
// CHECK-UNKNOWN: 052c39a7 <unknown>
34+
35+
pmov p15.h, z31[1] // 00000101-00101110-00111011-11101111
36+
// CHECK-INST: pmov p15.h, z31[1]
37+
// CHECK-ENCODING: [0xef,0x3b,0x2e,0x05]
38+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
39+
// CHECK-UNKNOWN: 052e3bef <unknown>
40+
41+
pmov p0.s, z0[0] // 00000101-01101000-00111000-00000000
42+
// CHECK-INST: pmov p0.s, z0[0]
43+
// CHECK-ENCODING: [0x00,0x38,0x68,0x05]
44+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
45+
// CHECK-UNKNOWN: 05683800 <unknown>
46+
47+
pmov p5.s, z10[2] // 00000101-01101100-00111001-01000101
48+
// CHECK-INST: pmov p5.s, z10[2]
49+
// CHECK-ENCODING: [0x45,0x39,0x6c,0x05]
50+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
51+
// CHECK-UNKNOWN: 056c3945 <unknown>
52+
53+
pmov p7.s, z13[0] // 00000101-01101000-00111001-10100111
54+
// CHECK-INST: pmov p7.s, z13[0]
55+
// CHECK-ENCODING: [0xa7,0x39,0x68,0x05]
56+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
57+
// CHECK-UNKNOWN: 056839a7 <unknown>
58+
59+
pmov p15.s, z31[3] // 00000101-01101110-00111011-11101111
60+
// CHECK-INST: pmov p15.s, z31[3]
61+
// CHECK-ENCODING: [0xef,0x3b,0x6e,0x05]
62+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
63+
// CHECK-UNKNOWN: 056e3bef <unknown>
64+
65+
pmov p0.d, z0[0] // 00000101-10101000-00111000-00000000
66+
// CHECK-INST: pmov p0.d, z0[0]
67+
// CHECK-ENCODING: [0x00,0x38,0xa8,0x05]
68+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
69+
// CHECK-UNKNOWN: 05a83800 <unknown>
70+
71+
pmov p5.d, z10[6] // 00000101-11101100-00111001-01000101
72+
// CHECK-INST: pmov p5.d, z10[6]
73+
// CHECK-ENCODING: [0x45,0x39,0xec,0x05]
74+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
75+
// CHECK-UNKNOWN: 05ec3945 <unknown>
76+
77+
pmov p7.d, z13[4] // 00000101-11101000-00111001-10100111
78+
// CHECK-INST: pmov p7.d, z13[4]
79+
// CHECK-ENCODING: [0xa7,0x39,0xe8,0x05]
80+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
81+
// CHECK-UNKNOWN: 05e839a7 <unknown>
82+
83+
pmov p15.d, z31[7] // 00000101-11101110-00111011-11101111
84+
// CHECK-INST: pmov p15.d, z31[7]
85+
// CHECK-ENCODING: [0xef,0x3b,0xee,0x05]
86+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
87+
// CHECK-UNKNOWN: 05ee3bef <unknown>
88+
89+
pmov p0.b, z0 // 00000101-00101010-00111000-00000000
90+
// CHECK-INST: pmov p0.b, z0
91+
// CHECK-ENCODING: [0x00,0x38,0x2a,0x05]
92+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
93+
// CHECK-UNKNOWN: 052a3800 <unknown>
94+
95+
pmov p5.b, z10 // 00000101-00101010-00111001-01000101
96+
// CHECK-INST: pmov p5.b, z10
97+
// CHECK-ENCODING: [0x45,0x39,0x2a,0x05]
98+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
99+
// CHECK-UNKNOWN: 052a3945 <unknown>
100+
101+
pmov p7.b, z13 // 00000101-00101010-00111001-10100111
102+
// CHECK-INST: pmov p7.b, z13
103+
// CHECK-ENCODING: [0xa7,0x39,0x2a,0x05]
104+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
105+
// CHECK-UNKNOWN: 052a39a7 <unknown>
106+
107+
pmov p15.b, z31 // 00000101-00101010-00111011-11101111
108+
// CHECK-INST: pmov p15.b, z31
109+
// CHECK-ENCODING: [0xef,0x3b,0x2a,0x05]
110+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
111+
// CHECK-UNKNOWN: 052a3bef <unknown>
112+
113+
pmov p0.b, z0[0] // 00000101-00101010-00111000-00000000
114+
// CHECK-INST: pmov p0.b, z0
115+
// CHECK-ENCODING: [0x00,0x38,0x2a,0x05]
116+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
117+
// CHECK-UNKNOWN: 052a3800 <unknown>
118+
119+
pmov z0[0], p0.h // 00000101-00101101-00111000-00000000
120+
// CHECK-INST: pmov z0[0], p0.h
121+
// CHECK-ENCODING: [0x00,0x38,0x2d,0x05]
122+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
123+
// CHECK-UNKNOWN: 052d3800 <unknown>
124+
125+
pmov z21[0], p10.h // 00000101-00101101-00111001-01010101
126+
// CHECK-INST: pmov z21[0], p10.h
127+
// CHECK-ENCODING: [0x55,0x39,0x2d,0x05]
128+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
129+
// CHECK-UNKNOWN: 052d3955 <unknown>
130+
131+
pmov z23[0], p13.h // 00000101-00101101-00111001-10110111
132+
// CHECK-INST: pmov z23[0], p13.h
133+
// CHECK-ENCODING: [0xb7,0x39,0x2d,0x05]
134+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
135+
// CHECK-UNKNOWN: 052d39b7 <unknown>
136+
137+
pmov z31[1], p15.h // 00000101-00101111-00111001-11111111
138+
// CHECK-INST: pmov z31[1], p15.h
139+
// CHECK-ENCODING: [0xff,0x39,0x2f,0x05]
140+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
141+
// CHECK-UNKNOWN: 052f39ff <unknown>
142+
143+
144+
pmov z0[0], p0.s // 00000101-01101001-00111000-00000000
145+
// CHECK-INST: pmov z0[0], p0.s
146+
// CHECK-ENCODING: [0x00,0x38,0x69,0x05]
147+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
148+
// CHECK-UNKNOWN: 05693800 <unknown>
149+
150+
pmov z21[2], p10.s // 00000101-01101101-00111001-01010101
151+
// CHECK-INST: pmov z21[2], p10.s
152+
// CHECK-ENCODING: [0x55,0x39,0x6d,0x05]
153+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
154+
// CHECK-UNKNOWN: 056d3955 <unknown>
155+
156+
pmov z23[0], p13.s // 00000101-01101001-00111001-10110111
157+
// CHECK-INST: pmov z23[0], p13.s
158+
// CHECK-ENCODING: [0xb7,0x39,0x69,0x05]
159+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
160+
// CHECK-UNKNOWN: 056939b7 <unknown>
161+
162+
pmov z31[3], p15.s // 00000101-01101111-00111001-11111111
163+
// CHECK-INST: pmov z31[3], p15.s
164+
// CHECK-ENCODING: [0xff,0x39,0x6f,0x05]
165+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
166+
// CHECK-UNKNOWN: 056f39ff <unknown>
167+
168+
pmov z0[0], p0.d // 00000101-10101001-00111000-00000000
169+
// CHECK-INST: pmov z0[0], p0.d
170+
// CHECK-ENCODING: [0x00,0x38,0xa9,0x05]
171+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
172+
// CHECK-UNKNOWN: 05a93800 <unknown>
173+
174+
pmov z21[6], p10.d // 00000101-11101101-00111001-01010101
175+
// CHECK-INST: pmov z21[6], p10.d
176+
// CHECK-ENCODING: [0x55,0x39,0xed,0x05]
177+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
178+
// CHECK-UNKNOWN: 05ed3955 <unknown>
179+
180+
pmov z23[4], p13.d // 00000101-11101001-00111001-10110111
181+
// CHECK-INST: pmov z23[4], p13.d
182+
// CHECK-ENCODING: [0xb7,0x39,0xe9,0x05]
183+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
184+
// CHECK-UNKNOWN: 05e939b7 <unknown>
185+
186+
pmov z31[7], p15.d // 00000101-11101111-00111001-11111111
187+
// CHECK-INST: pmov z31[7], p15.d
188+
// CHECK-ENCODING: [0xff,0x39,0xef,0x05]
189+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
190+
// CHECK-UNKNOWN: 05ef39ff <unknown>
191+
192+
pmov z0, p0.b // 00000101-00101011-00111000-00000000
193+
// CHECK-INST: pmov z0, p0.b
194+
// CHECK-ENCODING: [0x00,0x38,0x2b,0x05]
195+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
196+
// CHECK-UNKNOWN: 052b3800 <unknown>
197+
198+
pmov z21, p10.b // 00000101-00101011-00111001-01010101
199+
// CHECK-INST: pmov z21, p10.b
200+
// CHECK-ENCODING: [0x55,0x39,0x2b,0x05]
201+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
202+
// CHECK-UNKNOWN: 052b3955 <unknown>
203+
204+
pmov z23, p13.b // 00000101-00101011-00111001-10110111
205+
// CHECK-INST: pmov z23, p13.b
206+
// CHECK-ENCODING: [0xb7,0x39,0x2b,0x05]
207+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
208+
// CHECK-UNKNOWN: 052b39b7 <unknown>
209+
210+
pmov z31, p15.b // 00000101-00101011-00111001-11111111
211+
// CHECK-INST: pmov z31, p15.b
212+
// CHECK-ENCODING: [0xff,0x39,0x2b,0x05]
213+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
214+
// CHECK-UNKNOWN: 052b39ff <unknown>
215+
216+
pmov z0[0], p0.b // 00000101-00101011-00111000-00000000
217+
// CHECK-INST: pmov z0, p0.b
218+
// CHECK-ENCODING: [0x00,0x38,0x2b,0x05]
219+
// CHECK-ERROR: instruction requires: sme2p1 or sve2p1
220+
// CHECK-UNKNOWN: 052b3800 <unknown>

0 commit comments

Comments
 (0)