@@ -442,7 +442,7 @@ bool CoalescerPair::setRegisters(const MachineInstr *MI) {
442
442
Flipped = CrossClass = false ;
443
443
444
444
Register Src, Dst;
445
- unsigned SrcSub, DstSub;
445
+ unsigned SrcSub = 0 , DstSub = 0 ;
446
446
if (!isMoveInstr (TRI, MI, Src, Dst, SrcSub, DstSub))
447
447
return false ;
448
448
Partial = SrcSub || DstSub;
@@ -537,7 +537,7 @@ bool CoalescerPair::isCoalescable(const MachineInstr *MI) const {
537
537
if (!MI)
538
538
return false ;
539
539
Register Src, Dst;
540
- unsigned SrcSub, DstSub;
540
+ unsigned SrcSub = 0 , DstSub = 0 ;
541
541
if (!isMoveInstr (TRI, MI, Src, Dst, SrcSub, DstSub))
542
542
return false ;
543
543
@@ -1590,7 +1590,7 @@ MachineInstr *RegisterCoalescer::eliminateUndefCopy(MachineInstr *CopyMI) {
1590
1590
// CoalescerPair may have a new register class with adjusted subreg indices
1591
1591
// at this point.
1592
1592
Register SrcReg, DstReg;
1593
- unsigned SrcSubIdx, DstSubIdx;
1593
+ unsigned SrcSubIdx = 0 , DstSubIdx = 0 ;
1594
1594
if (!isMoveInstr (*TRI, CopyMI, SrcReg, DstReg, SrcSubIdx, DstSubIdx))
1595
1595
return nullptr ;
1596
1596
@@ -1966,7 +1966,7 @@ bool RegisterCoalescer::joinCopy(MachineInstr *CopyMI, bool &Again) {
1966
1966
if (!canJoinPhys (CP)) {
1967
1967
// Before giving up coalescing, if definition of source is defined by
1968
1968
// trivial computation, try rematerializing it.
1969
- bool IsDefCopy;
1969
+ bool IsDefCopy = false ;
1970
1970
if (reMaterializeTrivialDef (CP, CopyMI, IsDefCopy))
1971
1971
return true ;
1972
1972
if (IsDefCopy)
@@ -2005,7 +2005,7 @@ bool RegisterCoalescer::joinCopy(MachineInstr *CopyMI, bool &Again) {
2005
2005
2006
2006
// If definition of source is defined by trivial computation, try
2007
2007
// rematerializing it.
2008
- bool IsDefCopy;
2008
+ bool IsDefCopy = false ;
2009
2009
if (reMaterializeTrivialDef (CP, CopyMI, IsDefCopy))
2010
2010
return true ;
2011
2011
@@ -3798,7 +3798,7 @@ bool RegisterCoalescer::applyTerminalRule(const MachineInstr &Copy) const {
3798
3798
if (!UseTerminalRule)
3799
3799
return false ;
3800
3800
Register SrcReg, DstReg;
3801
- unsigned SrcSubReg, DstSubReg;
3801
+ unsigned SrcSubReg = 0 , DstSubReg = 0 ;
3802
3802
if (!isMoveInstr (*TRI, &Copy, SrcReg, DstReg, SrcSubReg, DstSubReg))
3803
3803
return false ;
3804
3804
// Check if the destination of this copy has any other affinity.
@@ -3823,7 +3823,7 @@ bool RegisterCoalescer::applyTerminalRule(const MachineInstr &Copy) const {
3823
3823
if (&MI == &Copy || !MI.isCopyLike () || MI.getParent () != OrigBB)
3824
3824
continue ;
3825
3825
Register OtherSrcReg, OtherReg;
3826
- unsigned OtherSrcSubReg, OtherSubReg;
3826
+ unsigned OtherSrcSubReg = 0 , OtherSubReg = 0 ;
3827
3827
if (!isMoveInstr (*TRI, &Copy, OtherSrcReg, OtherReg, OtherSrcSubReg,
3828
3828
OtherSubReg))
3829
3829
return false ;
0 commit comments