We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3b5d36e commit b45020cCopy full SHA for b45020c
lldb/source/Plugins/Process/Utility/RegisterInfoPOSIX_arm64.h
@@ -85,7 +85,7 @@ class RegisterInfoPOSIX_arm64
85
86
size_t GetRegisterSetFromRegisterIndex(uint32_t reg_index) const override;
87
88
- uint32_t ConfigureVectorRegisterInfos(uint32_t mode);
+ uint32_t ConfigureVectorRegisterInfos(uint32_t sve_vq);
89
90
bool VectorSizeIsValid(uint32_t vq) {
91
if (vq >= eVectorQuadwordAArch64 && vq <= eVectorQuadwordAArch64SVEMax)
lldb/source/Plugins/Process/Utility/RegisterInfos_arm64_sve.h
@@ -9,9 +9,6 @@
9
#ifdef DECLARE_REGISTER_INFOS_ARM64_STRUCT
10
11
enum {
12
- sve_fpsr = fpu_fpsr,
13
- sve_fpcr = fpu_fpcr,
14
-
15
sve_vg = exc_far,
16
17
sve_z0,
0 commit comments