Skip to content

Commit 3ad0633

Browse files
authored
Use mlir sycl runtime for XeVM and XeGPU to XeVM integration tests. (#1082)
1 parent 6fea5bc commit 3ad0633

21 files changed

+46
-32
lines changed

CMakeLists.txt

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -214,6 +214,10 @@ else ()
214214
set(IMEX_ENABLE_SYCL_RUNTIME 0)
215215
endif()
216216

217+
if(NOT DEFINED MLIR_ENABLE_SYCL_RUNNER)
218+
set(MLIR_ENABLE_SYCL_RUNNER 0)
219+
endif()
220+
217221
if (IMEX_ENABLE_L0_RUNTIME)
218222
set(IMEX_ENABLE_L0_RUNTIME 1)
219223
else ()

test/CMakeLists.txt

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@ endif()
66
set(IMEX_TEST_DEPENDS
77
imex-opt
88
imex-cpu-runner
9+
mlir-runner
910
mlir_c_runner_utils
1011
mlir_runner_utils
1112
imex_runner_utils
@@ -46,7 +47,7 @@ if(IMEX_ENABLE_VULKAN_RUNNER)
4647
)
4748
endif()
4849

49-
if(IMEX_ENABLE_SYCL_RUNTIME)
50+
if(MLIR_ENABLE_SYCL_RUNNER)
5051
list(APPEND IMEX_TEST_DEPENDS
5152
mlir_sycl_runtime
5253
)

test/Integration/Dialect/XeGPUToXeVM/gemm_4kx4kx4k_f16_f16_f16_simt.mlir

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
// RUN: %python_executable %imex_runner --requires=sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
44
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,2 @@
1+
if(not config.mlir_enable_sycl_runtime):
2+
config.unsupported = True

test/Integration/Dialect/XeGPUToXeVM/loadstore_nd.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
module @gemm attributes {gpu.container_module} {
77
gpu.module @kernel {

test/Integration/Dialect/XeGPUToXeVM/loadstore_nd_dpas.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
#sg_map_a_f16 = #xegpu.layout<lane_layout = [1, 16], lane_data = [1, 1]>
77
#sg_map_b_f16 = #xegpu.layout<lane_layout = [1, 16], lane_data = [2, 1]>

test/Integration/Dialect/XeGPUToXeVM/loadstore_nd_prefetch.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
module @gemm attributes {gpu.container_module} {
77
gpu.module @kernel {

test/Integration/Dialect/XeGPUToXeVM/loadstore_nd_update_offset.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
module @gemm attributes {gpu.container_module} {
77
gpu.module @kernel {

test/Integration/Dialect/XeGPUToXeVM/loadstore_scatter_chunk_size_1.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
module @gemm attributes {gpu.container_module} {
77
gpu.module @kernel {

test/Integration/Dialect/XeGPUToXeVM/loadstore_scatter_chunk_size_1_non_contig_offsets.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,7 +1,7 @@
1-
// RUN: %python_executable %imex_runner --requires=l0-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
1+
// RUN: %python_executable %imex_runner --requires=mlir-sycl-runtime,spirv-backend -i %s --pass-pipeline-file=%p/xegpu-to-llvm.pp \
22
// RUN: --runner imex-cpu-runner -e main \
33
// RUN: --entry-point-result=void \
4-
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%levelzero_runtime --filecheck
4+
// RUN: --shared-libs=%irunner_utils,%mlir_runner_utils,%mlir_c_runner_utils,%mlir_sycl_runtime --filecheck
55

66
module @gemm attributes {gpu.container_module} {
77
gpu.module @kernel {

0 commit comments

Comments
 (0)