@@ -848,6 +848,9 @@ CEnumNameMap::CEnumNameMap()
848848
849849 ADD_ENUM_NAME ( m_cl_mem_alloc_flags_intel, CL_MEM_ALLOC_WRITE_COMBINED_INTEL );
850850
851+ // cl_intel_mem_force_host_memory
852+ ADD_ENUM_NAME ( m_cl_mem_flags, CL_MEM_FORCE_HOST_MEMORY_INTEL );
853+
851854 // Altera Extensions:
852855
853856 // cl_altera_device_temperature
@@ -949,7 +952,6 @@ CEnumNameMap::CEnumNameMap()
949952 ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_PCI_BUS_ID_NV );
950953 ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_PCI_SLOT_ID_NV );
951954
952-
953955 // cl_ext_atomic_counters
954956 ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_MAX_ATOMIC_COUNTERS_EXT );
955957
@@ -1012,6 +1014,19 @@ CEnumNameMap::CEnumNameMap()
10121014 ADD_ENUM_NAME ( m_cl_int, CL_PRINTF_CALLBACK_ARM );
10131015 ADD_ENUM_NAME ( m_cl_int, CL_PRINTF_BUFFERSIZE_ARM );
10141016
1017+ // cl_arm_get_core_id
1018+ ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_COMPUTE_UNITS_BITFIELD_ARM );
1019+
1020+ // cl_arm_job_slot_selection
1021+ ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_JOB_SLOTS_ARM );
1022+ ADD_ENUM_NAME ( m_cl_int, CL_QUEUE_JOB_SLOT_ARM );
1023+
1024+ // cl_arm_scheduling_controls
1025+ ADD_ENUM_NAME ( m_cl_int, CL_DEVICE_SCHEDULING_CONTROLS_CAPABILITIES_ARM );
1026+ ADD_ENUM_NAME ( m_cl_int, CL_KERNEL_EXEC_INFO_WORKGROUP_BATCH_SIZE_ARM );
1027+ ADD_ENUM_NAME ( m_cl_int, CL_KERNEL_EXEC_INFO_WORKGROUP_BATCH_SIZE_MODIFIER_ARM );
1028+ ADD_ENUM_NAME ( m_cl_int, CL_QUEUE_KERNEL_BATCHING_ARM );
1029+
10151030#if defined(_WIN32)
10161031 // cl_khr_d3d10_sharing
10171032 ADD_ENUM_NAME ( m_cl_int, CL_INVALID_D3D10_DEVICE_KHR );
0 commit comments