@@ -14,17 +14,16 @@ class isce3::cuda::image::ResampSlc : public isce3::image::ResampSlc {
14
14
inline ResampSlc (const isce3::product::Product &product, char frequency = ' A' ) :
15
15
isce3::image::ResampSlc(product, frequency) {}
16
16
17
- // Constructor from an isce3::product::Product and reference product (flattening)
17
+ // Constructor from an isce3::product::Product and reference product (flattening)
18
18
inline ResampSlc (const isce3::product::Product & product,
19
19
const isce3::product::Product & refProduct,
20
20
char frequency = ' A' ) :
21
21
isce3::image::ResampSlc(product, refProduct, frequency) {}
22
22
23
23
/* * Constructor from an isce3::product::RadarGridParameters (no flattening) */
24
24
inline ResampSlc (const isce3::product::RadarGridParameters & rdr_grid,
25
- const isce3::core::LUT2d<double > & doppler,
26
- double wvl) :
27
- isce3::image::ResampSlc(rdr_grid, doppler, wvl) {}
25
+ const isce3::core::LUT2d<double > & doppler) :
26
+ isce3::image::ResampSlc(rdr_grid, doppler) {}
28
27
29
28
/* * Constructor from an isce3::product::RadarGridParameters and reference radar grid (flattening) */
30
29
inline ResampSlc (const isce3::product::RadarGridParameters & rdr_grid,
@@ -53,13 +52,13 @@ class isce3::cuda::image::ResampSlc : public isce3::image::ResampSlc {
53
52
// Generic resamp entry point from externally created rasters
54
53
void resamp (isce3::io::Raster & inputSlc, isce3::io::Raster & outputSlc,
55
54
isce3::io::Raster & rgOffsetRaster, isce3::io::Raster & azOffsetRaster,
56
- int inputBand=1 , bool flatten=false , bool isComplex=true , int rowBuffer=40 ,
55
+ int inputBand=1 , bool flatten=false , bool isComplex=true , int rowBuffer=40 ,
57
56
int chipSize=isce3::core::SINC_ONE);
58
57
59
58
// Generic resamp entry point: use filenames to create rasters
60
59
void resamp (const std::string & inputFilename, const std::string & outputFilename,
61
60
const std::string & rgOffsetFilename, const std::string & azOffsetFilename,
62
61
int inputBand=1 , bool flatten=false , bool isComplex=true , int rowBuffer=40 ,
63
62
int chipSize=isce3::core::SINC_ONE);
64
-
63
+
65
64
};
0 commit comments