@@ -72,6 +72,27 @@ properties:
72
72
power-domains :
73
73
maxItems : 1
74
74
75
+ patternProperties :
76
+ " ^pci@ " :
77
+ $ref : /schemas/pci/pci-bus.yaml#
78
+ type : object
79
+ description : A single PCI root port
80
+
81
+ properties :
82
+ reg :
83
+ maxItems : 1
84
+
85
+ pwren-gpios :
86
+ description : Optional GPIO to power on the device
87
+ maxItems : 1
88
+
89
+ required :
90
+ - reset-gpios
91
+ - interrupt-controller
92
+ - " #interrupt-cells"
93
+ - interrupt-map-mask
94
+ - interrupt-map
95
+
75
96
required :
76
97
- compatible
77
98
- reg
@@ -142,34 +163,58 @@ examples:
142
163
pinctrl-0 = <&pcie_pins>;
143
164
pinctrl-names = "default";
144
165
145
- pci@0,0 {
166
+ port00: pci@0,0 {
146
167
device_type = "pci";
147
168
reg = <0x0 0x0 0x0 0x0 0x0>;
148
169
reset-gpios = <&pinctrl_ap 152 0>;
149
170
150
171
#address-cells = <3>;
151
172
#size-cells = <2>;
152
173
ranges;
174
+
175
+ interrupt-controller;
176
+ #interrupt-cells = <1>;
177
+ interrupt-map-mask = <0 0 0 7>;
178
+ interrupt-map = <0 0 0 1 &port00 0 0 0 0>,
179
+ <0 0 0 2 &port00 0 0 0 1>,
180
+ <0 0 0 3 &port00 0 0 0 2>,
181
+ <0 0 0 4 &port00 0 0 0 3>;
153
182
};
154
183
155
- pci@1,0 {
184
+ port01: pci@1,0 {
156
185
device_type = "pci";
157
186
reg = <0x800 0x0 0x0 0x0 0x0>;
158
187
reset-gpios = <&pinctrl_ap 153 0>;
159
188
160
189
#address-cells = <3>;
161
190
#size-cells = <2>;
162
191
ranges;
192
+
193
+ interrupt-controller;
194
+ #interrupt-cells = <1>;
195
+ interrupt-map-mask = <0 0 0 7>;
196
+ interrupt-map = <0 0 0 1 &port01 0 0 0 0>,
197
+ <0 0 0 2 &port01 0 0 0 1>,
198
+ <0 0 0 3 &port01 0 0 0 2>,
199
+ <0 0 0 4 &port01 0 0 0 3>;
163
200
};
164
201
165
- pci@2,0 {
202
+ port02: pci@2,0 {
166
203
device_type = "pci";
167
204
reg = <0x1000 0x0 0x0 0x0 0x0>;
168
205
reset-gpios = <&pinctrl_ap 33 0>;
169
206
170
207
#address-cells = <3>;
171
208
#size-cells = <2>;
172
209
ranges;
210
+
211
+ interrupt-controller;
212
+ #interrupt-cells = <1>;
213
+ interrupt-map-mask = <0 0 0 7>;
214
+ interrupt-map = <0 0 0 1 &port02 0 0 0 0>,
215
+ <0 0 0 2 &port02 0 0 0 1>,
216
+ <0 0 0 3 &port02 0 0 0 2>,
217
+ <0 0 0 4 &port02 0 0 0 3>;
173
218
};
174
219
};
175
220
};
0 commit comments