-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathclock_divider.vhd
More file actions
323 lines (296 loc) · 7.73 KB
/
clock_divider.vhd
File metadata and controls
323 lines (296 loc) · 7.73 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
-- This is example code that uses the downcounter module to create the signals
-- to drive the 7-segment displays for a countdown timer. This code is
-- provided to you to show an example of how to use the downcounter module,
-- if it is of use to your project.
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.math_real.ceil;
use IEEE.math_real.log2;
entity clock_divider is
PORT ( clk : in STD_LOGIC;
reset : in STD_LOGIC;
enable : in STD_LOGIC;
freq : out STD_LOGIC_VECTOR(23 downto 0)
);
end clock_divider;
architecture Behavioral of clock_divider is
-- Internal Signals
signal ifreq1000000 : STD_LOGIC;
signal ifreq500000 : STD_LOGIC;
signal ifreq250000 : STD_LOGIC;
signal ifreq125000 : STD_LOGIC;
signal ifreq62500 : STD_LOGIC;
signal ifreq31250 : STD_LOGIC;
signal ifreq15625 : STD_LOGIC;
signal ifreq7813 : STD_LOGIC;
signal ifreq3906 : STD_LOGIC;
signal ifreq1953 : STD_LOGIC;
signal ifreq977 : STD_LOGIC;
signal ifreq488 : STD_LOGIC;
signal ifreq333333 : STD_LOGIC;
signal ifreq111111 : STD_LOGIC;
signal ifreq37037 : STD_LOGIC;
signal ifreq12346 : STD_LOGIC;
signal ifreq4115 : STD_LOGIC;
signal ifreq1372 : STD_LOGIC;
signal ifreq457 : STD_LOGIC;
signal ifreq200000 : STD_LOGIC;
signal ifreq40000 : STD_LOGIC;
signal ifreq8000 : STD_LOGIC;
signal ifreq1600 : STD_LOGIC;
signal ifreqbuz : STD_loGiC;
-- Components Declarations
component downcounter is
Generic ( period : natural := 1000); -- number to count
PORT ( clk : in STD_LOGIC;
reset : in STD_LOGIC;
enable : in STD_LOGIC;
zero : out STD_LOGIC;
value : out STD_LOGIC_VECTOR(integer(ceil(log2(real(period)))) - 1 downto 0)
);
end component;
BEGIN
freq1000000counter: downcounter --[0] 1000000
generic map(period => 50)
PORT MAP (
clk => clk,
reset => reset,
enable => enable,
zero => ifreq1000000,
value => open
);
-- 2 Multiples
freq500000counter: downcounter --[1] 500000
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq1000000,
zero => ifreq500000,
value => open
);
freq250000counter: downcounter --[2] 250000
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq500000,
zero => ifreq250000,
value => open
);
freq125000counter: downcounter --[3] 125000
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq250000,
zero => ifreq125000,
value => open
);
freq62500counter: downcounter --[4] 62500
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq125000,
zero => ifreq62500,
value => open
);
freq31250counter: downcounter --[5] 31250
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq62500,
zero => ifreq31250,
value => open
);
freq15625counter: downcounter --[6] 15625
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq31250,
zero => ifreq15625,
value => open
);
freq7813counter: downcounter --[7] 7813
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq15625,
zero => ifreq7813,
value => open
);
freq3906counter: downcounter --[8] 3906
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq7813,
zero => ifreq3906,
value => open
);
freq1953counter: downcounter --[9] 1953
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq3906,
zero => ifreq1953,
value => open
);
freq977counter: downcounter --[10] 977
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq1953,
zero => ifreq977,
value => open
);
freq488counter: downcounter --[11] 488
generic map(period => 2)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq977,
zero => ifreq488,
value => open
);
-- 3 Multiples
freq333333counter: downcounter --[12] 333333
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq1000000,
zero => ifreq333333,
value => open
);
freq111111counter: downcounter --[13] 111111
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq333333,
zero => ifreq111111,
value => open
);
freq37037counter: downcounter --[14] 37037
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq111111,
zero => ifreq37037,
value => open
);
freq12346counter: downcounter --[15] 12346
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq37037,
zero => ifreq12346,
value => open
);
freq4115counter: downcounter --[16] 4115
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq12346,
zero => ifreq4115,
value => open
);
freq1372counter: downcounter --[17] 1372
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq4115,
zero => ifreq1372,
value => open
);
freq457counter: downcounter --[18] 457
generic map(period => 3)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq1372,
zero => ifreq457,
value => open
);
-- 5 Multiples
freq200000counter: downcounter --[19] 200000
generic map(period => 5)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq1000000,
zero => ifreq200000,
value => open
);
freq40000counter: downcounter --[20] 40000
generic map(period => 5)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq200000,
zero => ifreq40000,
value => open
);
freq8000counter: downcounter --[21] 8000
generic map(period => 5)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq40000,
zero => ifreq8000,
value => open
);
freq1600counter: downcounter --[22] 1600
generic map(period => 5)
PORT MAP (
clk => clk,
reset => reset,
enable => ifreq8000,
zero => ifreq1600,
value => open
);
freqbuzcounter: downcounter --[23] 1000000
generic map(period => 6)
PORT MAP (
clk => clk,
reset => reset,
enable => enable,
zero => ifreqbuz,
value => open
);
freq(0) <= ifreq457;
freq(1) <= ifreq488;
freq(2) <= ifreq977;
freq(3) <= ifreq1372;
freq(4) <= ifreq1600;
freq(5) <= ifreq1953;
freq(6) <= ifreq3906;
freq(7) <= ifreq4115;
freq(8) <= ifreq7813;
freq(9) <= ifreq8000;
freq(10) <= ifreq12346;
freq(11) <= ifreq15625;
freq(12) <= ifreq31250;
freq(13) <= ifreq37037;
freq(14) <= ifreq40000;
freq(15) <= ifreq62500;
freq(16) <= ifreq111111;
freq(17) <= ifreq125000;
freq(18) <= ifreq200000;
freq(19) <= ifreq250000;
freq(20) <= ifreq333333;
freq(21) <= ifreq500000;
freq(22) <= ifreq1000000;
freq(23) <= ifreqbuz;
END Behavioral;