Skip to content

Commit 0da6b5d

Browse files
ravi-rahulr-vignesh
authored andcommitted
arm64: dts: ti: k3-j784s4-evm: Enable DisplayPort-0
Enable display for J784S4 EVM. Add assigned clocks for DSS, DT node for DisplayPort PHY and pinmux for DP HPD. Add the clock frequency for serdes_refclk. Add the endpoint nodes to describe connection from: DSS => MHDP => DisplayPort connector. Also add the GPIO expander-4 node and pinmux for main_i2c4 which is required for controlling DP power. Set status for all required nodes for DP-0 as "okay". Signed-off-by: Rahul T R <[email protected]> [[email protected]: move all the changes together to enable DP-0 in EVM] Signed-off-by: Jayesh Choudhary <[email protected]> Reviewed-by: Aradhya Bhatia <[email protected]> Reviewed-by: Roger Quadros <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vignesh Raghavendra <[email protected]>
1 parent 603669b commit 0da6b5d

File tree

1 file changed

+117
-0
lines changed

1 file changed

+117
-0
lines changed

arch/arm64/boot/dts/ti/k3-j784s4-evm.dts

Lines changed: 117 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -249,6 +249,28 @@
249249
states = <1800000 0x0>,
250250
<3300000 0x1>;
251251
};
252+
253+
dp0_pwr_3v3: regulator-dp0-prw {
254+
compatible = "regulator-fixed";
255+
regulator-name = "dp0-pwr";
256+
regulator-min-microvolt = <3300000>;
257+
regulator-max-microvolt = <3300000>;
258+
gpio = <&exp4 0 GPIO_ACTIVE_HIGH>;
259+
enable-active-high;
260+
};
261+
262+
dp0: connector-dp0 {
263+
compatible = "dp-connector";
264+
label = "DP0";
265+
type = "full-size";
266+
dp-pwr-supply = <&dp0_pwr_3v3>;
267+
268+
port {
269+
dp0_connector_in: endpoint {
270+
remote-endpoint = <&dp0_out>;
271+
};
272+
};
273+
};
252274
};
253275

254276
&main_pmx0 {
@@ -289,6 +311,19 @@
289311
J784S4_IOPAD(0x020, PIN_INPUT, 7) /* (AJ35) MCAN15_RX.GPIO0_8 */
290312
>;
291313
};
314+
315+
dp0_pins_default: dp0-default-pins {
316+
pinctrl-single,pins = <
317+
J784S4_IOPAD(0x0cc, PIN_INPUT, 12) /* (AM37) SPI0_CS0.DP0_HPD */
318+
>;
319+
};
320+
321+
main_i2c4_pins_default: main-i2c4-default-pins {
322+
pinctrl-single,pins = <
323+
J784S4_IOPAD(0x014, PIN_INPUT_PULLUP, 8) /* (AG33) MCAN14_TX.I2C4_SCL */
324+
J784S4_IOPAD(0x010, PIN_INPUT_PULLUP, 8) /* (AH33) MCAN13_RX.I2C4_SDA */
325+
>;
326+
};
292327
};
293328

294329
&wkup_pmx2 {
@@ -862,3 +897,85 @@
862897
ti,adc-channels = <0 1 2 3 4 5 6 7>;
863898
};
864899
};
900+
901+
&serdes_refclk {
902+
status = "okay";
903+
clock-frequency = <100000000>;
904+
};
905+
906+
&dss {
907+
status = "okay";
908+
assigned-clocks = <&k3_clks 218 2>,
909+
<&k3_clks 218 5>,
910+
<&k3_clks 218 14>,
911+
<&k3_clks 218 18>;
912+
assigned-clock-parents = <&k3_clks 218 3>,
913+
<&k3_clks 218 7>,
914+
<&k3_clks 218 16>,
915+
<&k3_clks 218 22>;
916+
};
917+
918+
&serdes_wiz4 {
919+
status = "okay";
920+
};
921+
922+
&serdes4 {
923+
status = "okay";
924+
serdes4_dp_link: phy@0 {
925+
reg = <0>;
926+
cdns,num-lanes = <4>;
927+
#phy-cells = <0>;
928+
cdns,phy-type = <PHY_TYPE_DP>;
929+
resets = <&serdes_wiz4 1>, <&serdes_wiz4 2>,
930+
<&serdes_wiz4 3>, <&serdes_wiz4 4>;
931+
};
932+
};
933+
934+
&mhdp {
935+
status = "okay";
936+
pinctrl-names = "default";
937+
pinctrl-0 = <&dp0_pins_default>;
938+
phys = <&serdes4_dp_link>;
939+
phy-names = "dpphy";
940+
};
941+
942+
&dss_ports {
943+
/* DP */
944+
port {
945+
dpi0_out: endpoint {
946+
remote-endpoint = <&dp0_in>;
947+
};
948+
};
949+
};
950+
951+
&main_i2c4 {
952+
status = "okay";
953+
pinctrl-names = "default";
954+
pinctrl-0 = <&main_i2c4_pins_default>;
955+
clock-frequency = <400000>;
956+
957+
exp4: gpio@20 {
958+
compatible = "ti,tca6408";
959+
reg = <0x20>;
960+
gpio-controller;
961+
#gpio-cells = <2>;
962+
};
963+
};
964+
965+
&dp0_ports {
966+
port@0 {
967+
reg = <0>;
968+
969+
dp0_in: endpoint {
970+
remote-endpoint = <&dpi0_out>;
971+
};
972+
};
973+
974+
port@4 {
975+
reg = <4>;
976+
977+
dp0_out: endpoint {
978+
remote-endpoint = <&dp0_connector_in>;
979+
};
980+
};
981+
};

0 commit comments

Comments
 (0)