We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 6723f5d + d6016d4 commit f3e24b1Copy full SHA for f3e24b1
flow/designs/gf12/ca53/config.mk
@@ -54,6 +54,9 @@ export MACRO_PLACE_HALO = 7 7
54
55
export MACRO_WRAPPERS = $(DESIGN_DIR)/wrappers.tcl
56
57
+# Temporarily disable NDR for clock nets
58
+export CTS_ARGS = -sink_clustering_enable -balance_levels -repair_clock_nets -distance_between_buffers 100 -apply_ndr none
59
+
60
#export MAX_ROUTING_LAYER = H2
61
export FASTROUTE_TCL = $(DESIGN_DIR)/fastroute.tcl
62
#
0 commit comments