Skip to content

Commit 9f96397

Browse files
mshockwavejoaosaffran
authored andcommitted
[RISCV] Adding missing P600 sched model test for RVV segmented loads/stores
This is the P600 counterpart of `test/tools/llvm-mca/RISCV/SiFiveP400/vlseg-vsseg.s`.
1 parent 2894f96 commit 9f96397

File tree

1 file changed

+4730
-0
lines changed

1 file changed

+4730
-0
lines changed

0 commit comments

Comments
 (0)