Skip to content

Commit 501672e

Browse files
irql-notlessorequalalexdeucher
authored andcommitted
drm/amd/pm/powerplay/smumgr: Fix PCIeBootLinkLevel value on Iceland
Previously this was initialized with zero which represented PCIe Gen 1.0 instead of using the maximum value from the speed table which is the behaviour of all other smumgr implementations. Fixes: 18aafc5 ("drm/amd/powerplay: implement fw related smu interface for iceland.") Signed-off-by: John Smith <[email protected]> Signed-off-by: Alex Deucher <[email protected]> (cherry picked from commit 92b0a6ae6672857ddeabf892223943d2f0e06c97)
1 parent 07a13f9 commit 501672e

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/gpu/drm/amd/pm/powerplay/smumgr/iceland_smumgr.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2028,7 +2028,7 @@ static int iceland_init_smc_table(struct pp_hwmgr *hwmgr)
20282028
table->VoltageResponseTime = 0;
20292029
table->PhaseResponseTime = 0;
20302030
table->MemoryThermThrottleEnable = 1;
2031-
table->PCIeBootLinkLevel = 0;
2031+
table->PCIeBootLinkLevel = (uint8_t) (data->dpm_table.pcie_speed_table.count);
20322032
table->PCIeGenInterval = 1;
20332033

20342034
result = iceland_populate_smc_svi2_config(hwmgr, table);

0 commit comments

Comments
 (0)