Skip to content

Commit 7feefbd

Browse files
GnurouDanilo Krummrich
authored andcommitted
gpu: nova-core: convert /* comments to //
The second form is preferred, and there was no reason to use the first. Signed-off-by: Alexandre Courbot <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Danilo Krummrich <[email protected]>
1 parent 0b98068 commit 7feefbd

File tree

1 file changed

+9
-9
lines changed

1 file changed

+9
-9
lines changed

drivers/gpu/nova-core/regs.rs

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@ use crate::falcon::{
1414
use crate::gpu::{Architecture, Chipset};
1515
use kernel::prelude::*;
1616

17-
/* PMC */
17+
// PMC
1818

1919
register!(NV_PMC_BOOT_0 @ 0x00000000, "Basic revision information about the GPU" {
2020
3:0 minor_revision as u8, "Minor revision of the chip";
@@ -42,14 +42,14 @@ impl NV_PMC_BOOT_0 {
4242
}
4343
}
4444

45-
/* PBUS */
45+
// PBUS
4646

4747
// TODO[REGA]: this is an array of registers.
4848
register!(NV_PBUS_SW_SCRATCH_0E@0x00001438 {
4949
31:16 frts_err_code as u16;
5050
});
5151

52-
/* PFB */
52+
// PFB
5353

5454
// The following two registers together hold the physical system memory address that is used by the
5555
// GPU to perform sysmembar operations (see `fb::SysmemFlush`).
@@ -160,7 +160,7 @@ impl NV_USABLE_FB_SIZE_IN_MB {
160160
}
161161
}
162162

163-
/* PDISP */
163+
// PDISP
164164

165165
register!(NV_PDISP_VGA_WORKSPACE_BASE @ 0x00625f04 {
166166
3:3 status_valid as bool, "Set if the `addr` field is valid";
@@ -178,7 +178,7 @@ impl NV_PDISP_VGA_WORKSPACE_BASE {
178178
}
179179
}
180180

181-
/* FUSE */
181+
// FUSE
182182

183183
register!(NV_FUSE_OPT_FPF_NVDEC_UCODE1_VERSION @ 0x00824100 {
184184
15:0 data as u16;
@@ -192,7 +192,7 @@ register!(NV_FUSE_OPT_FPF_GSP_UCODE1_VERSION @ 0x008241c0 {
192192
15:0 data as u16;
193193
});
194194

195-
/* PFALCON */
195+
// PFALCON
196196

197197
register!(NV_PFALCON_FALCON_IRQSCLR @ +0x00000004 {
198198
4:4 halt as bool;
@@ -312,7 +312,7 @@ register!(NV_PFALCON2_FALCON_BROM_PARAADDR @ +0x00001210 {
312312
31:0 value as u32;
313313
});
314314

315-
/* PRISCV */
315+
// PRISCV
316316

317317
register!(NV_PRISCV_RISCV_BCR_CTRL @ +0x00001668 {
318318
0:0 valid as bool;
@@ -324,15 +324,15 @@ register!(NV_PRISCV_RISCV_BCR_CTRL @ +0x00001668 {
324324
// only be used in HAL modules.
325325

326326
pub(crate) mod gm107 {
327-
/* FUSE */
327+
// FUSE
328328

329329
register!(NV_FUSE_STATUS_OPT_DISPLAY @ 0x00021c04 {
330330
0:0 display_disabled as bool;
331331
});
332332
}
333333

334334
pub(crate) mod ga100 {
335-
/* FUSE */
335+
// FUSE
336336

337337
register!(NV_FUSE_STATUS_OPT_DISPLAY @ 0x00820c04 {
338338
0:0 display_disabled as bool;

0 commit comments

Comments
 (0)