Skip to content

Commit b20b853

Browse files
torvaldstorvalds
committed
Merge tag 'mailbox-v6.17' of git://git.kernel.org/pub/scm/linux/kernel/git/jassibrar/mailbox
Pull mailbox updates from Jassi Brar: - aspeed: add driver and bindings for ast2700 - broadcom: add driver and bindings for bcm74110 - mediatek: fix RPM api usage - qcom: use dev_fwnode - pcc: support shared buffer - misc dt-bindings cleanup * tag 'mailbox-v6.17' of git://git.kernel.org/pub/scm/linux/kernel/git/jassibrar/mailbox: mailbox/pcc: support mailbox management of the shared buffer mailbox: bcm74110: Fix spelling mistake mailbox: bcm74110: remove unneeded semicolon mailbox: aspeed: add mailbox driver for AST27XX series SoC dt-bindings: mailbox: Add ASPEED AST2700 series SoC dt-bindings: mailbox: Drop consumers example DTS dt-bindings: mailbox: nvidia,tegra186-hsp: Use generic node name dt-bindings: mailbox: Correct example indentation dt-bindings: mailbox: ti,secure-proxy: Add missing reg maxItems dt-bindings: mailbox: amlogic,meson-gxbb-mhu: Add missing interrupts maxItems dt-bindings: mailbox: qcom-ipcc: document the Milos Inter-Processor Communication Controller mailbox: Add support for bcm74110 dt-bindings: mailbox: Add support for bcm74110 mailbox: Use dev_fwnode() mailbox: mtk-cmdq: Switch to pm_runtime_put_autosuspend()
2 parents 0227b49 + 5378bdf commit b20b853

18 files changed

+1214
-63
lines changed

‎Documentation/devicetree/bindings/mailbox/allwinner,sun6i-a31-msgbox.yaml‎

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -68,13 +68,13 @@ examples:
6868
#include <dt-bindings/reset/sun8i-h3-ccu.h>
6969
7070
msgbox: mailbox@1c17000 {
71-
compatible = "allwinner,sun8i-h3-msgbox",
72-
"allwinner,sun6i-a31-msgbox";
73-
reg = <0x01c17000 0x1000>;
74-
clocks = <&ccu CLK_BUS_MSGBOX>;
75-
resets = <&ccu RST_BUS_MSGBOX>;
76-
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
77-
#mbox-cells = <1>;
71+
compatible = "allwinner,sun8i-h3-msgbox",
72+
"allwinner,sun6i-a31-msgbox";
73+
reg = <0x01c17000 0x1000>;
74+
clocks = <&ccu CLK_BUS_MSGBOX>;
75+
resets = <&ccu RST_BUS_MSGBOX>;
76+
interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
77+
#mbox-cells = <1>;
7878
};
7979
8080
...

‎Documentation/devicetree/bindings/mailbox/amlogic,meson-gxbb-mhu.yaml‎

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -27,7 +27,7 @@ properties:
2727
maxItems: 1
2828

2929
interrupts:
30-
minItems: 3
30+
maxItems: 3
3131
description:
3232
Contains the interrupt information corresponding to each of the 3 links
3333
of MHU.
@@ -46,8 +46,8 @@ additionalProperties: false
4646
examples:
4747
- |
4848
mailbox@c883c404 {
49-
compatible = "amlogic,meson-gxbb-mhu";
50-
reg = <0xc883c404 0x4c>;
51-
interrupts = <208>, <209>, <210>;
52-
#mbox-cells = <1>;
49+
compatible = "amlogic,meson-gxbb-mhu";
50+
reg = <0xc883c404 0x4c>;
51+
interrupts = <208>, <209>, <210>;
52+
#mbox-cells = <1>;
5353
};

‎Documentation/devicetree/bindings/mailbox/apple,mailbox.yaml‎

Lines changed: 8 additions & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -78,11 +78,11 @@ additionalProperties: false
7878

7979
examples:
8080
- |
81-
mailbox@77408000 {
82-
compatible = "apple,t8103-asc-mailbox", "apple,asc-mailbox-v4";
83-
reg = <0x77408000 0x4000>;
84-
interrupts = <1 583 4>, <1 584 4>, <1 585 4>, <1 586 4>;
85-
interrupt-names = "send-empty", "send-not-empty",
86-
"recv-empty", "recv-not-empty";
87-
#mbox-cells = <0>;
88-
};
81+
mailbox@77408000 {
82+
compatible = "apple,t8103-asc-mailbox", "apple,asc-mailbox-v4";
83+
reg = <0x77408000 0x4000>;
84+
interrupts = <1 583 4>, <1 584 4>, <1 585 4>, <1 586 4>;
85+
interrupt-names = "send-empty", "send-not-empty",
86+
"recv-empty", "recv-not-empty";
87+
#mbox-cells = <0>;
88+
};

‎Documentation/devicetree/bindings/mailbox/aspeed,ast2700-mailbox.yaml‎

Lines changed: 68 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,68 @@
1+
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/mailbox/aspeed,ast2700-mailbox.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: ASPEED AST2700 mailbox controller
8+
9+
maintainers:
10+
- Jammy Huang <[email protected]>
11+
12+
description: >
13+
ASPEED AST2700 has multiple processors that need to communicate with each
14+
other. The mailbox controller provides a way for these processors to send
15+
messages to each other. It is a hardware-based inter-processor communication
16+
mechanism that allows processors to send and receive messages through
17+
dedicated channels.
18+
19+
The mailbox's tx/rx are independent, meaning that one processor can send a
20+
message while another processor is receiving a message simultaneously.
21+
There are 4 channels available for both tx and rx operations. Each channel
22+
has a FIFO buffer that can hold messages of a fixed size (32 bytes in this
23+
case).
24+
25+
The mailbox controller also supports interrupt generation, allowing
26+
processors to notify each other when a message is available or when an event
27+
occurs.
28+
29+
properties:
30+
compatible:
31+
const: aspeed,ast2700-mailbox
32+
33+
reg:
34+
items:
35+
- description: TX control register
36+
- description: RX control register
37+
38+
reg-names:
39+
items:
40+
- const: tx
41+
- const: rx
42+
43+
interrupts:
44+
maxItems: 1
45+
46+
"#mbox-cells":
47+
const: 1
48+
49+
required:
50+
- compatible
51+
- reg
52+
- reg-names
53+
- interrupts
54+
- "#mbox-cells"
55+
56+
additionalProperties: false
57+
58+
examples:
59+
- |
60+
#include <dt-bindings/interrupt-controller/arm-gic.h>
61+
62+
mailbox@12c1c200 {
63+
compatible = "aspeed,ast2700-mailbox";
64+
reg = <0x12c1c200 0x100>, <0x12c1c300 0x100>;
65+
reg-names = "tx", "rx";
66+
interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
67+
#mbox-cells = <1>;
68+
};

‎Documentation/devicetree/bindings/mailbox/brcm,bcm74110-mbox.yaml‎

Lines changed: 64 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,64 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/mailbox/brcm,bcm74110-mbox.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Broadcom BCM74110 Mailbox
8+
9+
maintainers:
10+
- Justin Chen <[email protected]>
11+
- Florian Fainelli <[email protected]>
12+
13+
description: Broadcom mailbox hardware first introduced with 74110
14+
15+
properties:
16+
compatible:
17+
enum:
18+
- brcm,bcm74110-mbox
19+
20+
reg:
21+
maxItems: 1
22+
23+
interrupts:
24+
items:
25+
- description: RX doorbell and watermark interrupts
26+
- description: TX doorbell and watermark interrupts
27+
28+
"#mbox-cells":
29+
const: 2
30+
description:
31+
The first cell is channel type and second cell is shared memory slot
32+
33+
brcm,rx:
34+
$ref: /schemas/types.yaml#/definitions/uint32
35+
description: RX Mailbox number
36+
37+
brcm,tx:
38+
$ref: /schemas/types.yaml#/definitions/uint32
39+
description: TX Mailbox number
40+
41+
required:
42+
- compatible
43+
- reg
44+
- interrupts
45+
- "#mbox-cells"
46+
- brcm,rx
47+
- brcm,tx
48+
49+
additionalProperties: false
50+
51+
examples:
52+
- |
53+
#include <dt-bindings/interrupt-controller/irq.h>
54+
#include <dt-bindings/interrupt-controller/arm-gic.h>
55+
56+
mailbox@a552000 {
57+
compatible = "brcm,bcm74110-mbox";
58+
reg = <0xa552000 0x1104>;
59+
interrupts = <GIC_SPI 0x67 IRQ_TYPE_LEVEL_HIGH>,
60+
<GIC_SPI 0x66 IRQ_TYPE_LEVEL_HIGH>;
61+
#mbox-cells = <0x2>;
62+
brcm,rx = <0x7>;
63+
brcm,tx = <0x6>;
64+
};

‎Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml‎

Lines changed: 1 addition & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -59,9 +59,6 @@ description: |
5959
<dt-bindings/mailbox/tegra186-hsp.h>
6060
6161
properties:
62-
$nodename:
63-
pattern: "^hsp@[0-9a-f]+$"
64-
6562
compatible:
6663
oneOf:
6764
- enum:
@@ -131,14 +128,10 @@ examples:
131128
#include <dt-bindings/interrupt-controller/arm-gic.h>
132129
#include <dt-bindings/mailbox/tegra186-hsp.h>
133130
134-
hsp_top0: hsp@3c00000 {
131+
mailbox@3c00000 {
135132
compatible = "nvidia,tegra186-hsp";
136133
reg = <0x03c00000 0xa0000>;
137134
interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
138135
interrupt-names = "doorbell";
139136
#mbox-cells = <2>;
140137
};
141-
142-
client {
143-
mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_DB TEGRA_HSP_DB_MASTER_CCPLEX>;
144-
};

‎Documentation/devicetree/bindings/mailbox/qcom,apcs-kpss-global.yaml‎

Lines changed: 1 addition & 8 deletions
Original file line numberDiff line numberDiff line change
@@ -251,21 +251,14 @@ examples:
251251
# Example apcs with msm8996
252252
- |
253253
#include <dt-bindings/interrupt-controller/arm-gic.h>
254-
apcs_glb: mailbox@9820000 {
254+
mailbox@9820000 {
255255
compatible = "qcom,msm8996-apcs-hmss-global";
256256
reg = <0x9820000 0x1000>;
257257
258258
#mbox-cells = <1>;
259259
#clock-cells = <0>;
260260
};
261261
262-
rpm-glink {
263-
compatible = "qcom,glink-rpm";
264-
interrupts = <GIC_SPI 168 IRQ_TYPE_EDGE_RISING>;
265-
qcom,rpm-msg-ram = <&rpm_msg_ram>;
266-
mboxes = <&apcs_glb 0>;
267-
};
268-
269262
# Example apcs with qcs404
270263
- |
271264
#define GCC_APSS_AHB_CLK_SRC 1

‎Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,7 @@ properties:
2424
compatible:
2525
items:
2626
- enum:
27+
- qcom,milos-ipcc
2728
- qcom,qcs8300-ipcc
2829
- qcom,qdu1000-ipcc
2930
- qcom,sa8255p-ipcc

‎Documentation/devicetree/bindings/mailbox/ti,omap-mailbox.yaml‎

Lines changed: 3 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -242,7 +242,7 @@ examples:
242242
- |
243243
/* OMAP4 */
244244
#include <dt-bindings/interrupt-controller/arm-gic.h>
245-
mailbox: mailbox@4a0f4000 {
245+
mailbox@4a0f4000 {
246246
compatible = "ti,omap4-mailbox";
247247
reg = <0x4a0f4000 0x200>;
248248
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
@@ -260,13 +260,9 @@ examples:
260260
};
261261
};
262262
263-
dsp {
264-
mboxes = <&mailbox &mbox_dsp>;
265-
};
266-
267263
- |
268264
/* AM33xx */
269-
mailbox1: mailbox@480c8000 {
265+
mailbox@480c8000 {
270266
compatible = "ti,omap4-mailbox";
271267
reg = <0x480c8000 0x200>;
272268
interrupts = <77>;
@@ -283,7 +279,7 @@ examples:
283279
284280
- |
285281
/* AM65x */
286-
mailbox0_cluster0: mailbox@31f80000 {
282+
mailbox@31f80000 {
287283
compatible = "ti,am654-mailbox";
288284
reg = <0x31f80000 0x200>;
289285
#mbox-cells = <1>;

‎Documentation/devicetree/bindings/mailbox/ti,secure-proxy.yaml‎

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -36,7 +36,7 @@ properties:
3636
- const: scfg
3737

3838
reg:
39-
minItems: 3
39+
maxItems: 3
4040

4141
interrupt-names:
4242
minItems: 1
@@ -68,12 +68,12 @@ examples:
6868
- |
6969
#include <dt-bindings/interrupt-controller/arm-gic.h>
7070
secure_proxy: mailbox@32c00000 {
71-
compatible = "ti,am654-secure-proxy";
72-
#mbox-cells = <1>;
73-
reg-names = "target_data", "rt", "scfg";
74-
reg = <0x32c00000 0x100000>,
75-
<0x32400000 0x100000>,
76-
<0x32800000 0x100000>;
77-
interrupt-names = "rx_011";
78-
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
71+
compatible = "ti,am654-secure-proxy";
72+
#mbox-cells = <1>;
73+
reg-names = "target_data", "rt", "scfg";
74+
reg = <0x32c00000 0x100000>,
75+
<0x32400000 0x100000>,
76+
<0x32800000 0x100000>;
77+
interrupt-names = "rx_011";
78+
interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
7979
};

0 commit comments

Comments
 (0)