Skip to content

Commit caf5ad1

Browse files
quic-kdybcioRob Clark
authored andcommitted
soc: qcom: ubwc: Fix SM6125's ubwc_swizzle value
The value of 7 (a.k.a. GENMASK(2, 0), a.k.a. disabling levels 1-3 of swizzling) is what we want on this platform (and others with a UBWC 1.0 encoder). Fix it to make mesa happy (the hardware doesn't care about the 2 higher bits, as they weren't consumed on this platform). Reviewed-by: Dmitry Baryshkov <[email protected]> Signed-off-by: Konrad Dybcio <[email protected]> Patchwork: https://patchwork.freedesktop.org/patch/660980/ Signed-off-by: Rob Clark <[email protected]>
1 parent 8f18e87 commit caf5ad1

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drivers/soc/qcom/ubwc_config.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -103,7 +103,7 @@ static const struct qcom_ubwc_cfg_data sm6115_data = {
103103
static const struct qcom_ubwc_cfg_data sm6125_data = {
104104
.ubwc_enc_version = UBWC_1_0,
105105
.ubwc_dec_version = UBWC_3_0,
106-
.ubwc_swizzle = 1,
106+
.ubwc_swizzle = 7,
107107
.highest_bank_bit = 14,
108108
};
109109

0 commit comments

Comments
 (0)