Skip to content

Commit d8a9ea5

Browse files
krzkrobherring
authored andcommitted
media: dt-bindings: renesas,vsp1: add top-level constraints
Properties with variable number of items per each device are expected to have widest constraints in top-level "properties:" block and further customized (narrowed) in "if:then:". Add missing top-level constraints for clocks and clock-names. Acked-by: Conor Dooley <[email protected]> Signed-off-by: Krzysztof Kozlowski <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Rob Herring (Arm) <[email protected]>
1 parent 31b6c34 commit d8a9ea5

File tree

1 file changed

+13
-11
lines changed

1 file changed

+13
-11
lines changed

Documentation/devicetree/bindings/media/renesas,vsp1.yaml

Lines changed: 13 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -33,8 +33,18 @@ properties:
3333
interrupts:
3434
maxItems: 1
3535

36-
clocks: true
37-
clock-names: true
36+
clocks:
37+
minItems: 1
38+
items:
39+
- description: Main clock
40+
- description: Register access clock
41+
- description: Video clock
42+
43+
clock-names:
44+
items:
45+
- const: aclk
46+
- const: pclk
47+
- const: vclk
3848

3949
power-domains:
4050
maxItems: 1
@@ -78,15 +88,7 @@ allOf:
7888
then:
7989
properties:
8090
clocks:
81-
items:
82-
- description: Main clock
83-
- description: Register access clock
84-
- description: Video clock
85-
clock-names:
86-
items:
87-
- const: aclk
88-
- const: pclk
89-
- const: vclk
91+
minItems: 3
9092
required:
9193
- clock-names
9294
else:

0 commit comments

Comments
 (0)