|
189 | 189 | status = "disabled";
|
190 | 190 | };
|
191 | 191 |
|
| 192 | + gmac0: ethernet@4070000 { |
| 193 | + compatible = "sophgo,cv1800b-dwmac", "snps,dwmac-3.70a"; |
| 194 | + reg = <0x04070000 0x10000>; |
| 195 | + clocks = <&clk CLK_AXI4_ETH0>, <&clk CLK_ETH0_500M>; |
| 196 | + clock-names = "stmmaceth", "ptp_ref"; |
| 197 | + interrupts = <SOC_PERIPHERAL_IRQ(15) IRQ_TYPE_LEVEL_HIGH>; |
| 198 | + interrupt-names = "macirq"; |
| 199 | + resets = <&rst RST_ETH0>; |
| 200 | + reset-names = "stmmaceth"; |
| 201 | + rx-fifo-depth = <8192>; |
| 202 | + tx-fifo-depth = <8192>; |
| 203 | + snps,multicast-filter-bins = <0>; |
| 204 | + snps,perfect-filter-entries = <1>; |
| 205 | + snps,aal; |
| 206 | + snps,txpbl = <8>; |
| 207 | + snps,rxpbl = <8>; |
| 208 | + snps,mtl-rx-config = <&gmac0_mtl_rx_setup>; |
| 209 | + snps,mtl-tx-config = <&gmac0_mtl_tx_setup>; |
| 210 | + snps,axi-config = <&gmac0_stmmac_axi_setup>; |
| 211 | + status = "disabled"; |
| 212 | + |
| 213 | + gmac0_mdio: mdio { |
| 214 | + compatible = "snps,dwmac-mdio"; |
| 215 | + #address-cells = <1>; |
| 216 | + #size-cells = <0>; |
| 217 | + }; |
| 218 | + |
| 219 | + gmac0_mtl_rx_setup: rx-queues-config { |
| 220 | + snps,rx-queues-to-use = <1>; |
| 221 | + queue0 {}; |
| 222 | + }; |
| 223 | + |
| 224 | + gmac0_mtl_tx_setup: tx-queues-config { |
| 225 | + snps,tx-queues-to-use = <1>; |
| 226 | + queue0 {}; |
| 227 | + }; |
| 228 | + |
| 229 | + gmac0_stmmac_axi_setup: stmmac-axi-config { |
| 230 | + snps,blen = <16 8 4 0 0 0 0>; |
| 231 | + snps,rd_osr_lmt = <2>; |
| 232 | + snps,wr_osr_lmt = <1>; |
| 233 | + }; |
| 234 | + }; |
| 235 | + |
192 | 236 | uart0: serial@4140000 {
|
193 | 237 | compatible = "snps,dw-apb-uart";
|
194 | 238 | reg = <0x04140000 0x100>;
|
|
0 commit comments