Skip to content

Commit 1693d18

Browse files
nxpfranklirobherring
authored andcommitted
dt-bindings: fsl: convert fsl,vf610-mscm-ir.txt to yaml format
Convert fsl,vf610-mscm-ir.txt to yaml format. Additional changes: - remove label at example dts. Reviewed-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Frank Li <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Rob Herring (Arm) <[email protected]>
1 parent fa8c0b1 commit 1693d18

File tree

2 files changed

+63
-30
lines changed

2 files changed

+63
-30
lines changed

Documentation/devicetree/bindings/arm/freescale/fsl,vf610-mscm-ir.txt

Lines changed: 0 additions & 30 deletions
This file was deleted.
Lines changed: 63 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,63 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/interrupt-controller/fsl,vf610-mscm-ir.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Freescale Vybrid Miscellaneous System Control - Interrupt Router
8+
9+
description:
10+
The MSCM IP contains multiple sub modules, this binding describes the second
11+
block of registers which control the interrupt router. The interrupt router
12+
allows to configure the recipient of each peripheral interrupt. Furthermore
13+
it controls the directed processor interrupts. The module is available in all
14+
Vybrid SoC's but is only really useful in dual core configurations (VF6xx
15+
which comes with a Cortex-A5/Cortex-M4 combination).
16+
17+
18+
maintainers:
19+
- Frank Li <[email protected]>
20+
21+
properties:
22+
compatible:
23+
const: fsl,vf610-mscm-ir
24+
25+
reg:
26+
maxItems: 1
27+
28+
fsl,cpucfg:
29+
$ref: /schemas/types.yaml#/definitions/phandle
30+
description:
31+
The handle to the MSCM CPU configuration node, required
32+
to get the current CPU ID
33+
34+
interrupt-controller: true
35+
36+
'#interrupt-cells':
37+
const: 2
38+
description:
39+
Two cells, interrupt number and cells.
40+
The hardware interrupt number according to interrupt
41+
assignment of the interrupt router is required.
42+
Flags get passed only when using GIC as parent. Flags
43+
encoding as documented by the GIC bindings.
44+
45+
required:
46+
- compatible
47+
- reg
48+
- fsl,cpucfg
49+
- interrupt-controller
50+
- '#interrupt-cells'
51+
52+
additionalProperties: false
53+
54+
examples:
55+
- |
56+
interrupt-controller@40001800 {
57+
compatible = "fsl,vf610-mscm-ir";
58+
reg = <0x40001800 0x400>;
59+
fsl,cpucfg = <&mscm_cpucfg>;
60+
interrupt-controller;
61+
#interrupt-cells = <2>;
62+
interrupt-parent = <&intc>;
63+
};

0 commit comments

Comments
 (0)