We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9df98d4 commit 45dd598Copy full SHA for 45dd598
Documentation/devicetree/bindings/clock/qcom,sm4450-dispcc.yaml
@@ -20,9 +20,6 @@ properties:
20
compatible:
21
const: qcom,sm4450-dispcc
22
23
- reg:
24
- maxItems: 1
25
-
26
clocks:
27
items:
28
- description: Board XO source
@@ -32,24 +29,15 @@ properties:
32
29
- description: Byte clock from DSI PHY0
33
30
- description: Pixel clock from DSI PHY0
34
31
35
- '#clock-cells':
36
- const: 1
37
38
- '#reset-cells':
39
40
41
- '#power-domain-cells':
42
43
44
required:
45
- compatible
46
- - reg
47
- clocks
48
- - '#clock-cells'
49
- - '#reset-cells'
50
- '#power-domain-cells'
51
52
-additionalProperties: false
+allOf:
+ - $ref: qcom,gcc.yaml#
+
+unevaluatedProperties: false
53
54
examples:
55
- |
0 commit comments