Skip to content

Commit 53afec2

Browse files
committed
Merge tag 'clk-microchip-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into clk-microchip
Microchip clock updates for v6.17 - Fix the PLL output ranges for Microchip SAM9X7, based on the latest hardware documentation updates * tag 'clk-microchip-6.17' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux: clk: at91: sam9x7: update pll clk ranges
2 parents 19272b3 + c7f7ddb commit 53afec2

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

drivers/clk/at91/sam9x7.c

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -61,44 +61,44 @@ static const struct clk_master_layout sam9x7_master_layout = {
6161

6262
/* Fractional PLL core output range. */
6363
static const struct clk_range plla_core_outputs[] = {
64-
{ .min = 375000000, .max = 1600000000 },
64+
{ .min = 800000000, .max = 1600000000 },
6565
};
6666

6767
static const struct clk_range upll_core_outputs[] = {
68-
{ .min = 600000000, .max = 1200000000 },
68+
{ .min = 600000000, .max = 960000000 },
6969
};
7070

7171
static const struct clk_range lvdspll_core_outputs[] = {
72-
{ .min = 400000000, .max = 800000000 },
72+
{ .min = 600000000, .max = 1200000000 },
7373
};
7474

7575
static const struct clk_range audiopll_core_outputs[] = {
76-
{ .min = 400000000, .max = 800000000 },
76+
{ .min = 600000000, .max = 1200000000 },
7777
};
7878

7979
static const struct clk_range plladiv2_core_outputs[] = {
80-
{ .min = 375000000, .max = 1600000000 },
80+
{ .min = 800000000, .max = 1600000000 },
8181
};
8282

8383
/* Fractional PLL output range. */
8484
static const struct clk_range plla_outputs[] = {
85-
{ .min = 732421, .max = 800000000 },
85+
{ .min = 400000000, .max = 800000000 },
8686
};
8787

8888
static const struct clk_range upll_outputs[] = {
89-
{ .min = 300000000, .max = 600000000 },
89+
{ .min = 300000000, .max = 480000000 },
9090
};
9191

9292
static const struct clk_range lvdspll_outputs[] = {
93-
{ .min = 10000000, .max = 800000000 },
93+
{ .min = 175000000, .max = 550000000 },
9494
};
9595

9696
static const struct clk_range audiopll_outputs[] = {
97-
{ .min = 10000000, .max = 800000000 },
97+
{ .min = 0, .max = 300000000 },
9898
};
9999

100100
static const struct clk_range plladiv2_outputs[] = {
101-
{ .min = 366210, .max = 400000000 },
101+
{ .min = 200000000, .max = 400000000 },
102102
};
103103

104104
/* PLL characteristics. */

0 commit comments

Comments
 (0)