Skip to content

Commit 89a0284

Browse files
chintanv133r-vignesh
authored andcommitted
arm64: dts: ti: k3-am69-sk: Add bootph-all property to enable Ethernet boot
Ethernet boot requires CPSW nodes to be present starting from R5 SPL stage. Add bootph-all property to required nodes to enable Ethernet boot for SK-AM69. Reviewed-by: Siddharth Vadapalli <[email protected]> Signed-off-by: Chintan Vankar <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vignesh Raghavendra <[email protected]>
1 parent ab9ec66 commit 89a0284

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

arch/arm64/boot/dts/ti/k3-am69-sk.dts

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -568,13 +568,15 @@
568568
J784S4_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (E36) MCU_RGMII1_TXC */
569569
J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (C38) MCU_RGMII1_TX_CTL */
570570
>;
571+
bootph-all;
571572
};
572573

573574
mcu_mdio_pins_default: mcu-mdio-default-pins {
574575
pinctrl-single,pins = <
575576
J784S4_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A36) MCU_MDIO0_MDC */
576577
J784S4_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (B35) MCU_MDIO0_MDIO */
577578
>;
579+
bootph-all;
578580
};
579581

580582
mcu_rpi_hdr1_gpio0_pins_default: mcu-rpi-hdr1-gpio0-default-pins {
@@ -630,6 +632,14 @@
630632
};
631633
};
632634

635+
&cpsw_mac_syscon {
636+
bootph-all;
637+
};
638+
639+
&phy_gmii_sel {
640+
bootph-all;
641+
};
642+
633643
&mailbox0_cluster0 {
634644
status = "okay";
635645
interrupts = <436>;
@@ -968,6 +978,7 @@
968978
&davinci_mdio {
969979
mcu_phy0: ethernet-phy@0 {
970980
reg = <0>;
981+
bootph-all;
971982
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
972983
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
973984
ti,min-output-impedance;
@@ -978,6 +989,7 @@
978989
status = "okay";
979990
phy-mode = "rgmii-rxid";
980991
phy-handle = <&mcu_phy0>;
992+
bootph-all;
981993
};
982994

983995
&mcu_r5fss0_core0 {

0 commit comments

Comments
 (0)