Skip to content

Commit b06d6a1

Browse files
alcharkrobherring
authored andcommitted
dt-bindings: timer: via,vt8500-timer: Convert to YAML
Rewrite the textual description for the VIA/WonderMedia timer as YAML schema. The IP can generate up to four interrupts from four respective match registers, so reflect that in the schema. Reviewed-by: Rob Herring (Arm) <[email protected]> Signed-off-by: Alexey Charkov <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Rob Herring (Arm) <[email protected]>
1 parent 2382aed commit b06d6a1

File tree

3 files changed

+52
-15
lines changed

3 files changed

+52
-15
lines changed

Documentation/devicetree/bindings/timer/via,vt8500-timer.txt

Lines changed: 0 additions & 15 deletions
This file was deleted.
Lines changed: 51 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,51 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/timer/via,vt8500-timer.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: VIA/Wondermedia VT8500 Timer
8+
9+
description:
10+
This is the timer block that is a standalone part of the system power
11+
management controller on VIA/WonderMedia SoCs (VIA VT8500 and alike).
12+
The hardware has a single 32-bit counter running at 3 MHz and four match
13+
registers, each of which is associated with a dedicated match interrupt,
14+
and the first of which can also serve as the system watchdog (if the
15+
watchdog function is enabled, it will reset the system upon match instead
16+
of triggering its respective interrupt)
17+
18+
maintainers:
19+
- Alexey Charkov <[email protected]>
20+
21+
properties:
22+
compatible:
23+
const: via,vt8500-timer
24+
25+
reg:
26+
maxItems: 1
27+
28+
interrupts:
29+
minItems: 1
30+
items:
31+
- description: Channel 0 match. Note that if the watchdog function
32+
is enabled, this interrupt will not fire and the system will
33+
reboot instead once the counter reaches match register 0 value
34+
- description: Channel 1 match
35+
- description: Channel 2 match
36+
- description: Channel 3 match
37+
38+
required:
39+
- compatible
40+
- reg
41+
- interrupts
42+
43+
additionalProperties: false
44+
45+
examples:
46+
- |
47+
timer@d8130100 {
48+
compatible = "via,vt8500-timer";
49+
reg = <0xd8130100 0x28>;
50+
interrupts = <36>;
51+
};

MAINTAINERS

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3508,6 +3508,7 @@ F: Documentation/devicetree/bindings/hwinfo/via,vt8500-scc-id.yaml
35083508
F: Documentation/devicetree/bindings/i2c/wm,wm8505-i2c.yaml
35093509
F: Documentation/devicetree/bindings/interrupt-controller/via,vt8500-intc.yaml
35103510
F: Documentation/devicetree/bindings/pwm/via,vt8500-pwm.yaml
3511+
F: Documentation/devicetree/bindings/timer/via,vt8500-timer.yaml
35113512
F: arch/arm/boot/dts/vt8500/
35123513
F: arch/arm/mach-vt8500/
35133514
F: drivers/clocksource/timer-vt8500.c

0 commit comments

Comments
 (0)