Skip to content

Commit dfa477b

Browse files
RyceancurryJassi Brar
authored andcommitted
dt-bindings: mailbox: Add support for bcm74110
Add devicetree YAML binding for brcmstb bcm74110 mailbox used for communicating with a co-processor. Reviewed-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Justin Chen <[email protected]> Reviewed-by: Florian Fainelli <[email protected]> Signed-off-by: Jassi Brar <[email protected]>
1 parent fd3a4de commit dfa477b

File tree

1 file changed

+64
-0
lines changed

1 file changed

+64
-0
lines changed
Lines changed: 64 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,64 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/mailbox/brcm,bcm74110-mbox.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Broadcom BCM74110 Mailbox
8+
9+
maintainers:
10+
- Justin Chen <[email protected]>
11+
- Florian Fainelli <[email protected]>
12+
13+
description: Broadcom mailbox hardware first introduced with 74110
14+
15+
properties:
16+
compatible:
17+
enum:
18+
- brcm,bcm74110-mbox
19+
20+
reg:
21+
maxItems: 1
22+
23+
interrupts:
24+
items:
25+
- description: RX doorbell and watermark interrupts
26+
- description: TX doorbell and watermark interrupts
27+
28+
"#mbox-cells":
29+
const: 2
30+
description:
31+
The first cell is channel type and second cell is shared memory slot
32+
33+
brcm,rx:
34+
$ref: /schemas/types.yaml#/definitions/uint32
35+
description: RX Mailbox number
36+
37+
brcm,tx:
38+
$ref: /schemas/types.yaml#/definitions/uint32
39+
description: TX Mailbox number
40+
41+
required:
42+
- compatible
43+
- reg
44+
- interrupts
45+
- "#mbox-cells"
46+
- brcm,rx
47+
- brcm,tx
48+
49+
additionalProperties: false
50+
51+
examples:
52+
- |
53+
#include <dt-bindings/interrupt-controller/irq.h>
54+
#include <dt-bindings/interrupt-controller/arm-gic.h>
55+
56+
mailbox@a552000 {
57+
compatible = "brcm,bcm74110-mbox";
58+
reg = <0xa552000 0x1104>;
59+
interrupts = <GIC_SPI 0x67 IRQ_TYPE_LEVEL_HIGH>,
60+
<GIC_SPI 0x66 IRQ_TYPE_LEVEL_HIGH>;
61+
#mbox-cells = <0x2>;
62+
brcm,rx = <0x7>;
63+
brcm,tx = <0x6>;
64+
};

0 commit comments

Comments
 (0)