Skip to content

Commit f2cb67d

Browse files
robherringbebarino
authored andcommitted
dt-bindings: clock: Convert moxa,moxart-clock to DT schema
Signed-off-by: Rob Herring (Arm) <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent ce2930a commit f2cb67d

File tree

3 files changed

+39
-49
lines changed

3 files changed

+39
-49
lines changed

Documentation/devicetree/bindings/clock/moxa,moxart-clock.txt

Lines changed: 0 additions & 48 deletions
This file was deleted.
Lines changed: 38 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,38 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/clock/moxa,moxart-clock.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: MOXA ART Clock Controllers
8+
9+
maintainers:
10+
- Krzysztof Kozlowski <[email protected]>
11+
12+
description:
13+
MOXA ART SoCs allow to determine PLL output and APB frequencies by reading
14+
registers holding multiplier and divisor information.
15+
16+
properties:
17+
compatible:
18+
enum:
19+
- moxa,moxart-apb-clock
20+
- moxa,moxart-pll-clock
21+
22+
"#clock-cells":
23+
const: 0
24+
25+
reg:
26+
maxItems: 1
27+
28+
clocks:
29+
maxItems: 1
30+
31+
clock-output-names: true
32+
33+
additionalProperties: false
34+
35+
required:
36+
- compatible
37+
- "#clock-cells"
38+
- reg

MAINTAINERS

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2884,7 +2884,7 @@ M: Krzysztof Kozlowski <[email protected]>
28842884
L: [email protected] (moderated for non-subscribers)
28852885
S: Odd Fixes
28862886
F: Documentation/devicetree/bindings/arm/moxart.yaml
2887-
F: Documentation/devicetree/bindings/clock/moxa,moxart-clock.txt
2887+
F: Documentation/devicetree/bindings/clock/moxa,moxart-clock.yaml
28882888
F: arch/arm/boot/dts/moxa/
28892889
F: drivers/clk/clk-moxart.c
28902890

0 commit comments

Comments
 (0)