We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1e56ebc commit 57746e9Copy full SHA for 57746e9
drivers/clk/renesas/r9a07g044-cpg.c
@@ -414,6 +414,7 @@ static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
414
MOD_CLK_BASE + R9A07G044_DMAC_ACLK,
415
};
416
417
+#ifdef CONFIG_CLK_R9A07G044
418
const struct rzg2l_cpg_info r9a07g044_cpg_info = {
419
/* Core Clocks */
420
.core_clks = core_clks.common,
@@ -436,6 +437,7 @@ const struct rzg2l_cpg_info r9a07g044_cpg_info = {
436
437
438
.has_clk_mon_regs = true,
439
440
+#endif
441
442
#ifdef CONFIG_CLK_R9A07G054
443
const struct rzg2l_cpg_info r9a07g054_cpg_info = {
0 commit comments