Skip to content

Commit 96b2232

Browse files
aford173gregkh
authored andcommitted
arm64: dts: renesas: beacon: Fix USB ref clock references
commit ebc666f upstream The RZ/G2 boards expect there to be an external clock reference for USB2 EHCI controllers. For the Beacon boards, this reference clock is controlled by a programmable versaclock. Because the RZ/G2 family has a special clock driver when using an external clock, the third clock reference in the EHCI node needs to point to this special clock, called usb2_clksel. Since the usb2_clksel does not keep the usb_extal clock enabled, the 4th clock entry for the EHCI nodes needs to reference it to keep the clock running and make USB functional. Signed-off-by: Adam Ford <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Geert Uytterhoeven <[email protected]> Signed-off-by: Sudip Mukherjee <[email protected]> Signed-off-by: Greg Kroah-Hartman <[email protected]>
1 parent e0dd4a0 commit 96b2232

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

arch/arm64/boot/dts/renesas/beacon-renesom-baseboard.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -271,12 +271,12 @@
271271
&ehci0 {
272272
dr_mode = "otg";
273273
status = "okay";
274-
clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
274+
clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>, <&usb2_clksel>, <&versaclock5 3>;
275275
};
276276

277277
&ehci1 {
278278
status = "okay";
279-
clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>;
279+
clocks = <&cpg CPG_MOD 703>, <&cpg CPG_MOD 704>, <&usb2_clksel>, <&versaclock5 3>;
280280
};
281281

282282
&hdmi0 {

0 commit comments

Comments
 (0)