Skip to content

Latest commit

 

History

History
11 lines (6 loc) · 173 Bytes

File metadata and controls

11 lines (6 loc) · 173 Bytes

Learning Verilog

Verilogの学習のために作成。

作成した計算機

  • 4bit RCA (Ripple Carry Adder)
  • 4bit CLA (Carry Lookahead Adder)
  • 16bit CLA Mix