Skip to content

Latest commit

 

History

History
8 lines (5 loc) · 239 Bytes

File metadata and controls

8 lines (5 loc) · 239 Bytes

Processor

Single cycle processor design in VHDL that implements simpleRisc ISA.

SimpleRisc ISA is a reduced instruction set which is similar to ARM ISA.

to run, type $ ./run.sh <input_machine_code_file> in your command line