Skip to content

Commit 349040e

Browse files
plappermaulrobimarko
authored andcommitted
realtek: ethernet/dsa: Reduce mach include dependency
The ethernet and dsa drivers still rely on several defines from the central mach include. Move important defines over to the driver specific includes as a first decoupling step. Signed-off-by: Markus Stockhausen <[email protected]> Link: openwrt/openwrt#21263 Signed-off-by: Robert Marko <[email protected]>
1 parent d9b1c74 commit 349040e

File tree

3 files changed

+64
-70
lines changed

3 files changed

+64
-70
lines changed

target/linux/realtek/files-6.12/arch/mips/include/asm/mach-rtl838x/mach-rtl83xx.h

Lines changed: 0 additions & 70 deletions
Original file line numberDiff line numberDiff line change
@@ -26,78 +26,8 @@
2626
#define RTL93XX_MODEL_NAME_INFO (0x0004)
2727
#define RTL93XX_CHIP_INFO (0x0008)
2828

29-
#define RTL838X_LED_GLB_CTRL (0xA000)
30-
#define RTL839X_LED_GLB_CTRL (0x00E4)
31-
#define RTL930X_LED_GLB_CTRL (0xCC00)
32-
#define RTL931X_LED_GLB_CTRL (0x0600)
33-
3429
#define RTL838X_INT_RW_CTRL (0x0058)
3530
#define RTL838X_EXT_VERSION (0x00D0)
36-
#define RTL838X_PLL_CML_CTRL (0x0FF8)
37-
38-
/*
39-
* Reset
40-
*/
41-
#define RTL838X_RST_GLB_CTRL_0 (0x003c)
42-
#define RTL838X_RST_GLB_CTRL_1 (0x0040)
43-
#define RTL839X_RST_GLB_CTRL (0x0014)
44-
#define RTL930X_RST_GLB_CTRL_0 (0x000c)
45-
#define RTL931X_RST_GLB_CTRL (0x0400)
46-
47-
/* LED control by switch */
48-
#define RTL838X_LED_MODE_SEL (0x1004)
49-
#define RTL838X_LED_MODE_CTRL (0xA004)
50-
#define RTL838X_LED_P_EN_CTRL (0xA008)
51-
52-
/* LED control by software */
53-
#define RTL838X_LED_SW_CTRL (0xA00C)
54-
#define RTL839X_LED_SW_CTRL (0xA00C)
55-
#define RTL838X_LED_SW_P_EN_CTRL (0xA010)
56-
#define RTL839X_LED_SW_P_EN_CTRL (0x012C)
57-
#define RTL838X_LED0_SW_P_EN_CTRL (0xA010)
58-
#define RTL839X_LED0_SW_P_EN_CTRL (0x012C)
59-
#define RTL838X_LED1_SW_P_EN_CTRL (0xA014)
60-
#define RTL839X_LED1_SW_P_EN_CTRL (0x0130)
61-
#define RTL838X_LED2_SW_P_EN_CTRL (0xA018)
62-
#define RTL839X_LED2_SW_P_EN_CTRL (0x0134)
63-
#define RTL838X_LED_SW_P_CTRL (0xA01C)
64-
#define RTL838X_LED_SW_P_CTRL_PORT(p) (RTL838X_LED_SW_P_CTRL + (((p) << 2)))
65-
#define RTL839X_LED_SW_P_CTRL (0x0144)
66-
67-
#define RTL839X_MAC_EFUSE_CTRL (0x02ac)
68-
69-
/*
70-
* MDIO via Realtek's SMI interface
71-
*/
72-
#define RTL838X_SMI_GLB_CTRL (0xa100)
73-
#define RTL838X_SMI_POLL_CTRL (0xa17c)
74-
75-
#define RTL839X_SMI_GLB_CTRL (0x03f8)
76-
#define RTL839X_SMI_PORT_POLLING_CTRL (0x03fc)
77-
78-
#define RTL930X_SMI_POLL_CTRL (0xca90)
79-
#define RTL931X_SMI_PORT_POLLING_CTRL (0x0CCC)
80-
81-
/* Switch interrupts */
82-
#define RTL838X_IMR_GLB (0x1100)
83-
#define RTL838X_IMR_PORT_LINK_STS_CHG (0x1104)
84-
#define RTL838X_ISR_GLB_SRC (0x1148)
85-
#define RTL838X_ISR_PORT_LINK_STS_CHG (0x114C)
86-
87-
#define RTL839X_IMR_GLB (0x0064)
88-
#define RTL839X_IMR_PORT_LINK_STS_CHG (0x0068)
89-
#define RTL839X_ISR_GLB_SRC (0x009c)
90-
#define RTL839X_ISR_PORT_LINK_STS_CHG (0x00a0)
91-
92-
#define RTL930X_IMR_GLB (0xC628)
93-
#define RTL930X_IMR_PORT_LINK_STS_CHG (0xC62C)
94-
#define RTL930X_ISR_GLB (0xC658)
95-
#define RTL930X_ISR_PORT_LINK_STS_CHG (0xC660)
96-
97-
/* IMR_GLB does not exit on RTL931X */
98-
#define RTL931X_IMR_PORT_LINK_STS_CHG (0x126C)
99-
#define RTL931X_ISR_GLB_SRC (0x12B4)
100-
#define RTL931X_ISR_PORT_LINK_STS_CHG (0x12B8)
10131

10232
/* Definition of family IDs */
10333
#define RTL8380_FAMILY_ID (0x8380)

target/linux/realtek/files-6.12/drivers/net/dsa/rtl83xx/rtl838x.h

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -417,6 +417,58 @@
417417
#define RTL930X_INGRESS_FC_CTRL(port) (0x81CC + ((port / 29) * 4))
418418
#define RTL930X_INGRESS_FC_CTRL_EN(port) BIT(port % 29)
419419

420+
/* Switch interrupts */
421+
#define RTL838X_IMR_GLB (0x1100)
422+
#define RTL838X_IMR_PORT_LINK_STS_CHG (0x1104)
423+
#define RTL838X_ISR_GLB_SRC (0x1148)
424+
#define RTL838X_ISR_PORT_LINK_STS_CHG (0x114C)
425+
426+
#define RTL839X_IMR_GLB (0x0064)
427+
#define RTL839X_IMR_PORT_LINK_STS_CHG (0x0068)
428+
#define RTL839X_ISR_GLB_SRC (0x009c)
429+
#define RTL839X_ISR_PORT_LINK_STS_CHG (0x00a0)
430+
431+
#define RTL930X_IMR_GLB (0xC628)
432+
#define RTL930X_IMR_PORT_LINK_STS_CHG (0xC62C)
433+
#define RTL930X_ISR_GLB (0xC658)
434+
#define RTL930X_ISR_PORT_LINK_STS_CHG (0xC660)
435+
436+
/* IMR_GLB does not exit on RTL931X */
437+
#define RTL931X_IMR_PORT_LINK_STS_CHG (0x126C)
438+
#define RTL931X_ISR_GLB_SRC (0x12B4)
439+
#define RTL931X_ISR_PORT_LINK_STS_CHG (0x12B8)
440+
441+
/*
442+
* MDIO via Realtek's SMI interface
443+
*/
444+
#define RTL838X_SMI_GLB_CTRL (0xa100)
445+
#define RTL838X_SMI_POLL_CTRL (0xa17c)
446+
447+
#define RTL839X_SMI_GLB_CTRL (0x03f8)
448+
#define RTL839X_SMI_PORT_POLLING_CTRL (0x03fc)
449+
450+
#define RTL930X_SMI_POLL_CTRL (0xca90)
451+
#define RTL931X_SMI_PORT_POLLING_CTRL (0x0CCC)
452+
453+
#define RTL838X_LED_GLB_CTRL (0xA000)
454+
#define RTL839X_LED_GLB_CTRL (0x00E4)
455+
#define RTL930X_LED_GLB_CTRL (0xCC00)
456+
#define RTL931X_LED_GLB_CTRL (0x0600)
457+
458+
/* LED control by switch */
459+
#define RTL838X_LED_MODE_SEL (0x1004)
460+
#define RTL838X_LED_MODE_CTRL (0xA004)
461+
#define RTL838X_LED_P_EN_CTRL (0xA008)
462+
463+
/* LED control by software */
464+
#define RTL838X_LED_SW_CTRL (0xA00C)
465+
#define RTL838X_LED0_SW_P_EN_CTRL (0xA010)
466+
#define RTL838X_LED1_SW_P_EN_CTRL (0xA014)
467+
#define RTL838X_LED2_SW_P_EN_CTRL (0xA018)
468+
#define RTL838X_LED_SW_P_CTRL (0xA01C)
469+
#define RTL838X_LED_SW_P_CTRL_PORT(p) (RTL838X_LED_SW_P_CTRL + (((p) << 2)))
470+
471+
420472
/* special port action controls */
421473
/* values:
422474
* 0 = FORWARD (default)

target/linux/realtek/files-6.12/drivers/net/ethernet/rtl838x_eth.h

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,18 @@
55

66
/* Register definition */
77

8+
/*
9+
* Reset
10+
*/
11+
#define RTL838X_RST_GLB_CTRL_0 (0x003c)
12+
#define RTL839X_RST_GLB_CTRL (0x0014)
13+
#define RTL930X_RST_GLB_CTRL_0 (0x000c)
14+
#define RTL931X_RST_GLB_CTRL (0x0400)
15+
16+
/* Switch interrupts */
17+
#define RTL839X_IMR_PORT_LINK_STS_CHG (0x0068)
18+
#define RTL839X_ISR_PORT_LINK_STS_CHG (0x00a0)
19+
820
/* Per port MAC control */
921
#define RTL838X_MAC_PORT_CTRL (0xd560)
1022
#define RTL839X_MAC_PORT_CTRL (0x8004)

0 commit comments

Comments
 (0)