55#include " CC1101.h"
66
77// default constructor
8- CC1101::CC1101 (int8_t CSpin, int8_t MISOpin) : _CSpin(CSpin), _MISOpin(MISOpin)
8+ CC1101::CC1101 (int8_t CSpin, int8_t MISOpin, SPIClass& spi ) : _CSpin(CSpin), _MISOpin(MISOpin), _spi(spi )
99{
1010 // SPI.begin(); // Done already by ESPEasy
1111 pinMode (_CSpin, OUTPUT);
@@ -51,7 +51,7 @@ void CC1101::reset()
5151 select ();
5252
5353 spi_waitMiso ();
54- SPI .transfer (CC1101_SRES);
54+ _spi .transfer (CC1101_SRES);
5555 delay (10 );
5656 spi_waitMiso ();
5757 deselect ();
@@ -63,7 +63,7 @@ uint8_t CC1101::writeCommand(uint8_t command)
6363
6464 select ();
6565 spi_waitMiso ();
66- result = SPI .transfer (command);
66+ result = _spi .transfer (command);
6767 deselect ();
6868
6969 return result;
@@ -73,8 +73,8 @@ void CC1101::writeRegister(uint8_t address, uint8_t data)
7373{
7474 select ();
7575 spi_waitMiso ();
76- SPI .transfer (address);
77- SPI .transfer (data);
76+ _spi .transfer (address);
77+ _spi .transfer (data);
7878 deselect ();
7979}
8080
@@ -84,8 +84,8 @@ uint8_t CC1101::readRegister(uint8_t address)
8484
8585 select ();
8686 spi_waitMiso ();
87- SPI .transfer (address);
88- val = SPI .transfer (0 );
87+ _spi .transfer (address);
88+ val = _spi .transfer (0 );
8989 deselect ();
9090
9191 return val;
@@ -97,12 +97,12 @@ uint8_t CC1101::readRegisterMedian3(uint8_t address)
9797
9898 select ();
9999 spi_waitMiso ();
100- SPI .transfer (address);
101- val1 = SPI .transfer (0 );
102- SPI .transfer (address);
103- val2 = SPI .transfer (0 );
104- SPI .transfer (address);
105- val3 = SPI .transfer (0 );
100+ _spi .transfer (address);
101+ val1 = _spi .transfer (0 );
102+ _spi .transfer (address);
103+ val2 = _spi .transfer (0 );
104+ _spi .transfer (address);
105+ val3 = _spi .transfer (0 );
106106 deselect ();
107107
108108 // reverse sort (largest in val1) because this is te expected order for TX_BUFFER
@@ -162,10 +162,10 @@ void CC1101::writeBurstRegister(uint8_t address, uint8_t *data, uint8_t length)
162162
163163 select ();
164164 spi_waitMiso ();
165- SPI .transfer (address | CC1101_WRITE_BURST);
165+ _spi .transfer (address | CC1101_WRITE_BURST);
166166
167167 for (i = 0 ; i < length; i++) {
168- SPI .transfer (pgm_read_byte (&(data[i])));
168+ _spi .transfer (pgm_read_byte (&(data[i])));
169169 }
170170 deselect ();
171171}
@@ -176,10 +176,10 @@ void CC1101::readBurstRegister(uint8_t *buffer, uint8_t address, uint8_t length)
176176
177177 select ();
178178 spi_waitMiso ();
179- SPI .transfer (address | CC1101_READ_BURST);
179+ _spi .transfer (address | CC1101_READ_BURST);
180180
181181 for (i = 0 ; i < length; i++) {
182- buffer[i] = SPI .transfer (0x00 );
182+ buffer[i] = _spi .transfer (0x00 );
183183 }
184184
185185 deselect ();
0 commit comments