Skip to content

Commit 6083cca

Browse files
committed
[misc] Update style to clang-format 19, black 25 and isort 6
1 parent d17ea4d commit 6083cca

File tree

8 files changed

+13
-12
lines changed

8 files changed

+13
-12
lines changed

builder/family/realtek-ambz2.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -410,7 +410,7 @@
410410
image_ota_clear = env.subst("${BUILD_DIR}/raw_ota_clear.bin")
411411
if not isfile(image_ota_clear):
412412
with open(image_ota_clear, "wb") as f:
413-
f.write(b"\xFF" * 4096)
413+
f.write(b"\xff" * 4096)
414414

415415
# Build all libraries
416416
queue.BuildLibraries()

cores/common/arduino/libraries/ext/WebServer/uri/UriBraces.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,8 +5,8 @@
55
class UriBraces : public Uri {
66

77
public:
8-
explicit UriBraces(const char *uri) : Uri(uri){};
9-
explicit UriBraces(const String &uri) : Uri(uri){};
8+
explicit UriBraces(const char *uri) : Uri(uri) {};
9+
explicit UriBraces(const String &uri) : Uri(uri) {};
1010

1111
Uri *clone() const override final {
1212
return new UriBraces(_uri);

cores/common/arduino/libraries/ext/WebServer/uri/UriGlob.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,8 @@
66
class UriGlob : public Uri {
77

88
public:
9-
explicit UriGlob(const char *uri) : Uri(uri){};
10-
explicit UriGlob(const String &uri) : Uri(uri){};
9+
explicit UriGlob(const char *uri) : Uri(uri) {};
10+
explicit UriGlob(const String &uri) : Uri(uri) {};
1111

1212
Uri *clone() const override final {
1313
return new UriGlob(_uri);

cores/common/arduino/libraries/ext/WebServer/uri/UriRegex.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6,8 +6,8 @@
66
class UriRegex : public Uri {
77

88
public:
9-
explicit UriRegex(const char *uri) : Uri(uri){};
10-
explicit UriRegex(const String &uri) : Uri(uri){};
9+
explicit UriRegex(const char *uri) : Uri(uri) {};
10+
explicit UriRegex(const String &uri) : Uri(uri) {};
1111

1212
Uri *clone() const override final {
1313
return new UriRegex(_uri);

cores/common/arduino/src/wiring/wiring_compat.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,7 @@ extern "C" {
2222
#define voidFuncPtrArg voidFuncPtrParam
2323

2424
// Additional Arduino compatibility macros
25-
#define round(x) ((x) >= 0 ? (long)((x) + 0.5) : (long)((x)-0.5))
25+
#define round(x) ((x) >= 0 ? (long)((x) + 0.5) : (long)((x) - 0.5))
2626
#define digitalPinToInterrupt(pin) (pin)
2727

2828
// FreeRTOS utilities

cores/common/base/config/fal_cfg.h

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,7 +21,9 @@ extern const struct fal_flash_dev flash0;
2121
#define FAL_FLASH_DEV_NAME "flash0"
2222

2323
#define FAL_FLASH_DEV_TABLE \
24-
{ &flash0, }
24+
{ \
25+
&flash0, \
26+
}
2527

2628
#define FAL_DEV_NAME_MAX 16 // no need for 24 chars (default)
2729

examples/PinScan/src/pinscan.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,7 @@ void setup() {
2929
server.begin();
3030
server.setNoDelay(true);
3131
#else
32-
stream = &Serial;
32+
stream = &Serial;
3333
#if LT_UART_DEFAULT_SERIAL == 0
3434
output = 0;
3535
pinSkip[0] = PIN_SERIAL0_TX;

tools/libretiny/board.py

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,7 @@
11
# Copyright (c) Kuba Szczodrzyński 2022-07-29.
22

3-
from typing import Union
4-
53
from genericpath import isfile
4+
from typing import Union
65

76
from .dict import merge_dicts
87
from .fileio import readjson

0 commit comments

Comments
 (0)