We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6ed8495 commit a05036dCopy full SHA for a05036d
python/mlir/tpp/sched/bundles.py
@@ -339,8 +339,8 @@ def default_pipeline(
339
mod = apply_registered_pass(mod, "convert-index-to-llvm")
340
mod = apply_registered_pass(mod, "convert-func-to-llvm")
341
mod = apply_registered_pass(mod, "convert-arith-to-llvm")
342
+ mod = apply_registered_pass(mod, "convert-cf-to-llvm")
343
func = match(mod, ops={"func.func"})
- func = apply_registered_pass(func, "convert-cf-to-llvm")
344
if def_parallel:
345
func = apply_registered_pass(func, "convert-omp-to-llvm")
346
func = apply_registered_pass(func, "convert-ub-to-llvm")
0 commit comments