Skip to content

Actions: linkedin/Liger-Kernel

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,500+ workflow runs
2,500+ workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
test(cutedsl): gap-op dispatcher tests + fused_add_rms_norm 3-D backward + shape fallbacks Intel GPU #3177: Pull request #1457 synchronize by arde171
1d 0h 0m 2s arde171:arde/upstream-cutedsl-tests
arde171:arde/upstream-cutedsl-tests
1d 0h 0m 2s
feat(cutile): register six backends and harden CE/SwiGLU contracts Intel GPU #3176: Pull request #1456 synchronize by arde171
9h 31m 3s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
9h 31m 3s
feat(cutile): register six backends and harden CE/SwiGLU contracts Checkstyle #1534: Pull request #1456 synchronize by arde171
13s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
13s
feat(cutile): register six backends and harden CE/SwiGLU contracts AMD GPU #3715: Pull request #1456 synchronize by arde171
9h 31m 11s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
9h 31m 11s
fix(cutedsl): fuse Gemma RMSNorm weight offset in FP32 Intel GPU #3175: Pull request #1462 opened by luca-888
1d 0h 0m 2s luca-888:fix/cutedsl-gemma-weight-offset
luca-888:fix/cutedsl-gemma-weight-offset
1d 0h 0m 2s
fix(cutedsl): fuse Gemma RMSNorm weight offset in FP32 Checkstyle #1533: Pull request #1462 opened by luca-888
15s luca-888:fix/cutedsl-gemma-weight-offset
luca-888:fix/cutedsl-gemma-weight-offset
15s
fix(cutedsl): fuse Gemma RMSNorm weight offset in FP32 AMD GPU #3714: Pull request #1462 opened by luca-888
1d 0h 0m 2s luca-888:fix/cutedsl-gemma-weight-offset
luca-888:fix/cutedsl-gemma-weight-offset
1d 0h 0m 2s
fix(grpo): respect independent token and mask strides AMD GPU #3713: Pull request #1461 opened by LOGO127
Action required LOGO127:fix/selective-logsoftmax-strides-0911
LOGO127:fix/selective-logsoftmax-strides-0911
Action required
fix(grpo): respect independent token and mask strides Checkstyle #1532: Pull request #1461 opened by LOGO127
Action required LOGO127:fix/selective-logsoftmax-strides-0911
LOGO127:fix/selective-logsoftmax-strides-0911
Action required
fix(grpo): respect independent token and mask strides Intel GPU #3174: Pull request #1461 opened by LOGO127
Action required LOGO127:fix/selective-logsoftmax-strides-0911
LOGO127:fix/selective-logsoftmax-strides-0911
Action required
Merge Queue Failure Handler Merge Queue Failure Handler #219: completed by github-merge-queue Bot
8s
8s
fix(mlp): preserve packed activations across backward replay Intel GPU #3173: Pull request #1460 opened by arde171
1d 0h 0m 1s arde171:arde/fix-mlp-retained-backward-20260911
arde171:arde/fix-mlp-retained-backward-20260911
1d 0h 0m 1s
fix(mlp): preserve packed activations across backward replay AMD GPU #3712: Pull request #1460 opened by arde171
1d 0h 0m 2s arde171:arde/fix-mlp-retained-backward-20260911
arde171:arde/fix-mlp-retained-backward-20260911
1d 0h 0m 2s
fix(mlp): preserve packed activations across backward replay Checkstyle #1531: Pull request #1460 opened by arde171
13s arde171:arde/fix-mlp-retained-backward-20260911
arde171:arde/fix-mlp-retained-backward-20260911
13s
fix(cutile): respect native shape and backward contracts Checkstyle #1530: Pull request #1459 opened by arde171
12s arde171:arde/fix-cutile-native-contracts-20260911
arde171:arde/fix-cutile-native-contracts-20260911
12s
fix(cutile): respect native shape and backward contracts Intel GPU #3172: Pull request #1459 opened by arde171
1d 0h 0m 2s arde171:arde/fix-cutile-native-contracts-20260911
arde171:arde/fix-cutile-native-contracts-20260911
1d 0h 0m 2s
fix(cutile): respect native shape and backward contracts AMD GPU #3711: Pull request #1459 opened by arde171
1d 0h 0m 2s arde171:arde/fix-cutile-native-contracts-20260911
arde171:arde/fix-cutile-native-contracts-20260911
1d 0h 0m 2s
feat(cutile): register six backends and harden CE/SwiGLU contracts Checkstyle #1529: Pull request #1456 synchronize by arde171
15s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
15s
feat(cutile): register six backends and harden CE/SwiGLU contracts AMD GPU #3710: Pull request #1456 synchronize by arde171
1h 9m 22s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
1h 9m 22s
feat(cutile): register six backends and harden CE/SwiGLU contracts Intel GPU #3171: Pull request #1456 synchronize by arde171
1h 9m 22s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
1h 9m 22s
NVIDIA GPU NVIDIA GPU #3568: Scheduled
1h 3m 20s main
main
1h 3m 20s
feat(cutile): register six backends and harden CE/SwiGLU contracts Checkstyle #1528: Pull request #1456 synchronize by arde171
15s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
15s
feat(cutile): register six backends and harden CE/SwiGLU contracts AMD GPU #3709: Pull request #1456 synchronize by arde171
3h 5m 15s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
3h 5m 15s
feat(cutile): register six backends and harden CE/SwiGLU contracts Intel GPU #3170: Pull request #1456 synchronize by arde171
3h 5m 15s arde171:arde/upstream-cutile-p2
arde171:arde/upstream-cutile-p2
3h 5m 15s
test(cutedsl): gap-op dispatcher tests + fused_add_rms_norm 3-D backward + shape fallbacks Checkstyle #1527: Pull request #1457 synchronize by arde171
21s arde171:arde/upstream-cutedsl-tests
arde171:arde/upstream-cutedsl-tests
21s