Skip to content
This repository was archived by the owner on Apr 23, 2020. It is now read-only.

Commit f26bb9e

Browse files
RKSimonRKSimon
committed
[llvm-mca][X86] Add missing CLWB/CLZERO/FSGSBASE/LWP/MWAITX/RDPID/SHA tests
We're getting pretty close to matching/exceeding test coverage of the test\CodeGen\X86\*-schedule.ll files, which should allow us to get rid of -print-schedule and fix PR37160 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@351836 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 1175177 commit f26bb9e

17 files changed

+918
-0
lines changed

‎test/tools/llvm-mca/X86/BdVer2/resources-lwp.s

Lines changed: 86 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,86 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=bdver2 -instruction-tables < %s | FileCheck %s
3+
4+
llwpcb %edi
5+
llwpcb %rdi
6+
7+
lwpins $-1985229329, %esi, %edi
8+
lwpins $-1985229329, (%rsi), %edi
9+
10+
lwpins $-1985229329, %esi, %rdi
11+
lwpins $-1985229329, (%rsi), %rdi
12+
13+
lwpval $-1985229329, %esi, %edi
14+
lwpval $-1985229329, (%rsi), %edi
15+
16+
lwpval $-1985229329, %esi, %rdi
17+
lwpval $-1985229329, (%rsi), %rdi
18+
19+
slwpcb %edi
20+
slwpcb %rdi
21+
22+
# CHECK: Instruction Info:
23+
# CHECK-NEXT: [1]: #uOps
24+
# CHECK-NEXT: [2]: Latency
25+
# CHECK-NEXT: [3]: RThroughput
26+
# CHECK-NEXT: [4]: MayLoad
27+
# CHECK-NEXT: [5]: MayStore
28+
# CHECK-NEXT: [6]: HasSideEffects (U)
29+
30+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
31+
# CHECK-NEXT: 1 100 0.50 * * U llwpcb %edi
32+
# CHECK-NEXT: 1 100 0.50 * * U llwpcb %rdi
33+
# CHECK-NEXT: 1 100 0.50 * * U lwpins $-1985229329, %esi, %edi
34+
# CHECK-NEXT: 1 100 0.50 * * U lwpins $-1985229329, (%rsi), %edi
35+
# CHECK-NEXT: 1 100 0.50 * * U lwpins $-1985229329, %esi, %rdi
36+
# CHECK-NEXT: 1 100 0.50 * * U lwpins $-1985229329, (%rsi), %rdi
37+
# CHECK-NEXT: 1 100 0.50 * * U lwpval $-1985229329, %esi, %edi
38+
# CHECK-NEXT: 1 100 0.50 * * U lwpval $-1985229329, (%rsi), %edi
39+
# CHECK-NEXT: 1 100 0.50 * * U lwpval $-1985229329, %esi, %rdi
40+
# CHECK-NEXT: 1 100 0.50 * * U lwpval $-1985229329, (%rsi), %rdi
41+
# CHECK-NEXT: 1 100 0.50 * * U slwpcb %edi
42+
# CHECK-NEXT: 1 100 0.50 * * U slwpcb %rdi
43+
44+
# CHECK: Resources:
45+
# CHECK-NEXT: [0.0] - PdAGLU01
46+
# CHECK-NEXT: [0.1] - PdAGLU01
47+
# CHECK-NEXT: [1] - PdBranch
48+
# CHECK-NEXT: [2] - PdCount
49+
# CHECK-NEXT: [3] - PdDiv
50+
# CHECK-NEXT: [4] - PdEX0
51+
# CHECK-NEXT: [5] - PdEX1
52+
# CHECK-NEXT: [6] - PdFPCVT
53+
# CHECK-NEXT: [7.0] - PdFPFMA
54+
# CHECK-NEXT: [7.1] - PdFPFMA
55+
# CHECK-NEXT: [8.0] - PdFPMAL
56+
# CHECK-NEXT: [8.1] - PdFPMAL
57+
# CHECK-NEXT: [9] - PdFPMMA
58+
# CHECK-NEXT: [10] - PdFPSTO
59+
# CHECK-NEXT: [11] - PdFPU0
60+
# CHECK-NEXT: [12] - PdFPU1
61+
# CHECK-NEXT: [13] - PdFPU2
62+
# CHECK-NEXT: [14] - PdFPU3
63+
# CHECK-NEXT: [15] - PdFPXBR
64+
# CHECK-NEXT: [16.0] - PdLoad
65+
# CHECK-NEXT: [16.1] - PdLoad
66+
# CHECK-NEXT: [17] - PdMul
67+
# CHECK-NEXT: [18] - PdStore
68+
69+
# CHECK: Resource pressure per iteration:
70+
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7.0] [7.1] [8.0] [8.1] [9] [10] [11] [12] [13] [14] [15] [16.0] [16.1] [17] [18]
71+
# CHECK-NEXT: - - - - - 6.00 6.00 - - - - - - - - - - - - - - - -
72+
73+
# CHECK: Resource pressure by instruction:
74+
# CHECK-NEXT: [0.0] [0.1] [1] [2] [3] [4] [5] [6] [7.0] [7.1] [8.0] [8.1] [9] [10] [11] [12] [13] [14] [15] [16.0] [16.1] [17] [18] Instructions:
75+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - llwpcb %edi
76+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - llwpcb %rdi
77+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpins $-1985229329, %esi, %edi
78+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpins $-1985229329, (%rsi), %edi
79+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpins $-1985229329, %esi, %rdi
80+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpins $-1985229329, (%rsi), %rdi
81+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpval $-1985229329, %esi, %edi
82+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpval $-1985229329, (%rsi), %edi
83+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpval $-1985229329, %esi, %rdi
84+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - lwpval $-1985229329, (%rsi), %rdi
85+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - slwpcb %edi
86+
# CHECK-NEXT: - - - - - 0.50 0.50 - - - - - - - - - - - - - - - - slwpcb %rdi

‎test/tools/llvm-mca/X86/Broadwell/resources-fsgsbase.s

Lines changed: 59 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,59 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=broadwell -instruction-tables < %s | FileCheck %s
3+
4+
rdfsbase %eax
5+
rdfsbase %rax
6+
7+
rdgsbase %eax
8+
rdgsbase %rax
9+
10+
wrfsbase %edi
11+
wrfsbase %rdi
12+
13+
wrgsbase %edi
14+
wrgsbase %rdi
15+
16+
# CHECK: Instruction Info:
17+
# CHECK-NEXT: [1]: #uOps
18+
# CHECK-NEXT: [2]: Latency
19+
# CHECK-NEXT: [3]: RThroughput
20+
# CHECK-NEXT: [4]: MayLoad
21+
# CHECK-NEXT: [5]: MayStore
22+
# CHECK-NEXT: [6]: HasSideEffects (U)
23+
24+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
25+
# CHECK-NEXT: 1 100 0.25 * * U rdfsbasel %eax
26+
# CHECK-NEXT: 1 100 0.25 * * U rdfsbaseq %rax
27+
# CHECK-NEXT: 1 100 0.25 * * U rdgsbasel %eax
28+
# CHECK-NEXT: 1 100 0.25 * * U rdgsbaseq %rax
29+
# CHECK-NEXT: 1 100 0.25 * * U wrfsbasel %edi
30+
# CHECK-NEXT: 1 100 0.25 * * U wrfsbaseq %rdi
31+
# CHECK-NEXT: 1 100 0.25 * * U wrgsbasel %edi
32+
# CHECK-NEXT: 1 100 0.25 * * U wrgsbaseq %rdi
33+
34+
# CHECK: Resources:
35+
# CHECK-NEXT: [0] - BWDivider
36+
# CHECK-NEXT: [1] - BWFPDivider
37+
# CHECK-NEXT: [2] - BWPort0
38+
# CHECK-NEXT: [3] - BWPort1
39+
# CHECK-NEXT: [4] - BWPort2
40+
# CHECK-NEXT: [5] - BWPort3
41+
# CHECK-NEXT: [6] - BWPort4
42+
# CHECK-NEXT: [7] - BWPort5
43+
# CHECK-NEXT: [8] - BWPort6
44+
# CHECK-NEXT: [9] - BWPort7
45+
46+
# CHECK: Resource pressure per iteration:
47+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]
48+
# CHECK-NEXT: - - 2.00 2.00 - - - 2.00 2.00 -
49+
50+
# CHECK: Resource pressure by instruction:
51+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
52+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - rdfsbasel %eax
53+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - rdfsbaseq %rax
54+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - rdgsbasel %eax
55+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - rdgsbaseq %rax
56+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - wrfsbasel %edi
57+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - wrfsbaseq %rdi
58+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - wrgsbasel %edi
59+
# CHECK-NEXT: - - 0.25 0.25 - - - 0.25 0.25 - wrgsbaseq %rdi

‎test/tools/llvm-mca/X86/Generic/resources-clwb.s

Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
3+
4+
clwb (%rax)
5+
6+
# CHECK: Instruction Info:
7+
# CHECK-NEXT: [1]: #uOps
8+
# CHECK-NEXT: [2]: Latency
9+
# CHECK-NEXT: [3]: RThroughput
10+
# CHECK-NEXT: [4]: MayLoad
11+
# CHECK-NEXT: [5]: MayStore
12+
# CHECK-NEXT: [6]: HasSideEffects (U)
13+
14+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
15+
# CHECK-NEXT: 1 5 0.50 * * U clwb (%rax)
16+
17+
# CHECK: Resources:
18+
# CHECK-NEXT: [0] - SBDivider
19+
# CHECK-NEXT: [1] - SBFPDivider
20+
# CHECK-NEXT: [2] - SBPort0
21+
# CHECK-NEXT: [3] - SBPort1
22+
# CHECK-NEXT: [4] - SBPort4
23+
# CHECK-NEXT: [5] - SBPort5
24+
# CHECK-NEXT: [6.0] - SBPort23
25+
# CHECK-NEXT: [6.1] - SBPort23
26+
27+
# CHECK: Resource pressure per iteration:
28+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
29+
# CHECK-NEXT: - - - - - - 0.50 0.50
30+
31+
# CHECK: Resource pressure by instruction:
32+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
33+
# CHECK-NEXT: - - - - - - 0.50 0.50 clwb (%rax)

‎test/tools/llvm-mca/X86/Generic/resources-clzero.s

Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
3+
4+
clzero
5+
6+
# CHECK: Instruction Info:
7+
# CHECK-NEXT: [1]: #uOps
8+
# CHECK-NEXT: [2]: Latency
9+
# CHECK-NEXT: [3]: RThroughput
10+
# CHECK-NEXT: [4]: MayLoad
11+
# CHECK-NEXT: [5]: MayStore
12+
# CHECK-NEXT: [6]: HasSideEffects (U)
13+
14+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
15+
# CHECK-NEXT: 1 100 0.33 U clzero
16+
17+
# CHECK: Resources:
18+
# CHECK-NEXT: [0] - SBDivider
19+
# CHECK-NEXT: [1] - SBFPDivider
20+
# CHECK-NEXT: [2] - SBPort0
21+
# CHECK-NEXT: [3] - SBPort1
22+
# CHECK-NEXT: [4] - SBPort4
23+
# CHECK-NEXT: [5] - SBPort5
24+
# CHECK-NEXT: [6.0] - SBPort23
25+
# CHECK-NEXT: [6.1] - SBPort23
26+
27+
# CHECK: Resource pressure per iteration:
28+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
29+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - -
30+
31+
# CHECK: Resource pressure by instruction:
32+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
33+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - clzero

‎test/tools/llvm-mca/X86/Generic/resources-fsgsbase.s

Lines changed: 57 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,57 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
3+
4+
rdfsbase %eax
5+
rdfsbase %rax
6+
7+
rdgsbase %eax
8+
rdgsbase %rax
9+
10+
wrfsbase %edi
11+
wrfsbase %rdi
12+
13+
wrgsbase %edi
14+
wrgsbase %rdi
15+
16+
# CHECK: Instruction Info:
17+
# CHECK-NEXT: [1]: #uOps
18+
# CHECK-NEXT: [2]: Latency
19+
# CHECK-NEXT: [3]: RThroughput
20+
# CHECK-NEXT: [4]: MayLoad
21+
# CHECK-NEXT: [5]: MayStore
22+
# CHECK-NEXT: [6]: HasSideEffects (U)
23+
24+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
25+
# CHECK-NEXT: 1 100 0.33 * * U rdfsbasel %eax
26+
# CHECK-NEXT: 1 100 0.33 * * U rdfsbaseq %rax
27+
# CHECK-NEXT: 1 100 0.33 * * U rdgsbasel %eax
28+
# CHECK-NEXT: 1 100 0.33 * * U rdgsbaseq %rax
29+
# CHECK-NEXT: 1 100 0.33 * * U wrfsbasel %edi
30+
# CHECK-NEXT: 1 100 0.33 * * U wrfsbaseq %rdi
31+
# CHECK-NEXT: 1 100 0.33 * * U wrgsbasel %edi
32+
# CHECK-NEXT: 1 100 0.33 * * U wrgsbaseq %rdi
33+
34+
# CHECK: Resources:
35+
# CHECK-NEXT: [0] - SBDivider
36+
# CHECK-NEXT: [1] - SBFPDivider
37+
# CHECK-NEXT: [2] - SBPort0
38+
# CHECK-NEXT: [3] - SBPort1
39+
# CHECK-NEXT: [4] - SBPort4
40+
# CHECK-NEXT: [5] - SBPort5
41+
# CHECK-NEXT: [6.0] - SBPort23
42+
# CHECK-NEXT: [6.1] - SBPort23
43+
44+
# CHECK: Resource pressure per iteration:
45+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
46+
# CHECK-NEXT: - - 2.67 2.67 - 2.67 - -
47+
48+
# CHECK: Resource pressure by instruction:
49+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
50+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdfsbasel %eax
51+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdfsbaseq %rax
52+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdgsbasel %eax
53+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - rdgsbaseq %rax
54+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrfsbasel %edi
55+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrfsbaseq %rdi
56+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrgsbasel %edi
57+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - wrgsbaseq %rdi

‎test/tools/llvm-mca/X86/Generic/resources-lwp.s

Lines changed: 71 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,71 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
3+
4+
llwpcb %edi
5+
llwpcb %rdi
6+
7+
lwpins $-1985229329, %esi, %edi
8+
lwpins $-1985229329, (%rsi), %edi
9+
10+
lwpins $-1985229329, %esi, %rdi
11+
lwpins $-1985229329, (%rsi), %rdi
12+
13+
lwpval $-1985229329, %esi, %edi
14+
lwpval $-1985229329, (%rsi), %edi
15+
16+
lwpval $-1985229329, %esi, %rdi
17+
lwpval $-1985229329, (%rsi), %rdi
18+
19+
slwpcb %edi
20+
slwpcb %rdi
21+
22+
# CHECK: Instruction Info:
23+
# CHECK-NEXT: [1]: #uOps
24+
# CHECK-NEXT: [2]: Latency
25+
# CHECK-NEXT: [3]: RThroughput
26+
# CHECK-NEXT: [4]: MayLoad
27+
# CHECK-NEXT: [5]: MayStore
28+
# CHECK-NEXT: [6]: HasSideEffects (U)
29+
30+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
31+
# CHECK-NEXT: 1 100 0.33 * * U llwpcb %edi
32+
# CHECK-NEXT: 1 100 0.33 * * U llwpcb %rdi
33+
# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, %esi, %edi
34+
# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, (%rsi), %edi
35+
# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, %esi, %rdi
36+
# CHECK-NEXT: 1 100 0.33 * * U lwpins $-1985229329, (%rsi), %rdi
37+
# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, %esi, %edi
38+
# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, (%rsi), %edi
39+
# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, %esi, %rdi
40+
# CHECK-NEXT: 1 100 0.33 * * U lwpval $-1985229329, (%rsi), %rdi
41+
# CHECK-NEXT: 1 100 0.33 * * U slwpcb %edi
42+
# CHECK-NEXT: 1 100 0.33 * * U slwpcb %rdi
43+
44+
# CHECK: Resources:
45+
# CHECK-NEXT: [0] - SBDivider
46+
# CHECK-NEXT: [1] - SBFPDivider
47+
# CHECK-NEXT: [2] - SBPort0
48+
# CHECK-NEXT: [3] - SBPort1
49+
# CHECK-NEXT: [4] - SBPort4
50+
# CHECK-NEXT: [5] - SBPort5
51+
# CHECK-NEXT: [6.0] - SBPort23
52+
# CHECK-NEXT: [6.1] - SBPort23
53+
54+
# CHECK: Resource pressure per iteration:
55+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
56+
# CHECK-NEXT: - - 4.00 4.00 - 4.00 - -
57+
58+
# CHECK: Resource pressure by instruction:
59+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
60+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - llwpcb %edi
61+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - llwpcb %rdi
62+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, %esi, %edi
63+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, (%rsi), %edi
64+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, %esi, %rdi
65+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpins $-1985229329, (%rsi), %rdi
66+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, %esi, %edi
67+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, (%rsi), %edi
68+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, %esi, %rdi
69+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - lwpval $-1985229329, (%rsi), %rdi
70+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - slwpcb %edi
71+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - slwpcb %rdi

‎test/tools/llvm-mca/X86/Generic/resources-mwaitx.s

Lines changed: 36 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,36 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -instruction-tables < %s | FileCheck %s
3+
4+
monitorx
5+
mwaitx
6+
7+
# CHECK: Instruction Info:
8+
# CHECK-NEXT: [1]: #uOps
9+
# CHECK-NEXT: [2]: Latency
10+
# CHECK-NEXT: [3]: RThroughput
11+
# CHECK-NEXT: [4]: MayLoad
12+
# CHECK-NEXT: [5]: MayStore
13+
# CHECK-NEXT: [6]: HasSideEffects (U)
14+
15+
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
16+
# CHECK-NEXT: 1 100 0.33 U monitorx
17+
# CHECK-NEXT: 1 100 0.33 * * U mwaitx
18+
19+
# CHECK: Resources:
20+
# CHECK-NEXT: [0] - SBDivider
21+
# CHECK-NEXT: [1] - SBFPDivider
22+
# CHECK-NEXT: [2] - SBPort0
23+
# CHECK-NEXT: [3] - SBPort1
24+
# CHECK-NEXT: [4] - SBPort4
25+
# CHECK-NEXT: [5] - SBPort5
26+
# CHECK-NEXT: [6.0] - SBPort23
27+
# CHECK-NEXT: [6.1] - SBPort23
28+
29+
# CHECK: Resource pressure per iteration:
30+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]
31+
# CHECK-NEXT: - - 0.67 0.67 - 0.67 - -
32+
33+
# CHECK: Resource pressure by instruction:
34+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:
35+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - monitorx
36+
# CHECK-NEXT: - - 0.33 0.33 - 0.33 - - mwaitx

0 commit comments

Comments
 (0)