Skip to content
CI Checks

[clang-format] Recognize Verilog followed-by operators #148027

Sign in to view logs

[clang-format] Recognize Verilog followed-by operators

[clang-format] Recognize Verilog followed-by operators #148027

Triggered via pull request October 29, 2025 16:49
@sstwcwsstwcw
opened #165594
sstwcw:format-verilog-operator
Status Success
Total duration 44m 1s
Artifacts 3

premerge.yaml

on: pull_request
Build and Test Windows
15m 33s
Build and Test Windows
MacOS Premerge Checks
0s
MacOS Premerge Checks
Matrix: premerge-checks-linux
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size Digest
Premerge Artifacts (Linux ARM64) Expired
2.12 MB
sha256:369d533ef5a50febe817809c4a26d0e24635724f1781707d100eb2be958264a0
Premerge Artifacts (Linux X64) Expired
2.12 MB
sha256:39d090c931d02f753a594dd16b551a20a6636c59b56d21d0565919cad63f5feb
Premerge Artifacts (Windows) Expired
649 KB
sha256:13e6d5504c117b458e2e4bd6c193c502924dedb276cfa44c0f226e7eadd8829f