Add buildbot information to first PRs from new contributors · Workflow runs · llvm/llvm-project · GitHub

Actions

All workflows
Workflows
- Build and Test libc++ Build and Test libc++
- Build CI Container Build CI Container
- CI Checks CI Checks
- HLSL Tests HLSL Tests
- Release Sources Release Sources
- .github/workflows/python-debug.yml .github/workflows/python-debug.yml
- Add buildbot information to first PRs from new contributors Add buildbot information to first PRs from new contributors
- Bazel Checks Bazel Checks
- Benchmark libc++ Benchmark libc++
- Build CI Tooling Containers Build CI Tooling Containers
Management
- Caches

Add buildbot information to first PRs from new contributors

Actions

Loading...
Loading

20,454 workflow run results

20,454 workflow run results

Create a EncodingConverter class with both iconv and icu support. Add buildbot information to first PRs from new contributors #41672: Pull request #138893 closed by abhina-sree

28s

28s

Update InterpreterProperties.td Add buildbot information to first PRs from new contributors #41671: Pull request #140746 closed by anthonycabreralara

1s

1s

[CIR] Upstream support for iterator-based range for loops Add buildbot information to first PRs from new contributors #41670: Pull request #140636 closed by andykaylor

19s

19s

[Coverage] Add testing to validate code coverage for exceptions Add buildbot information to first PRs from new contributors #41669: Pull request #133463 closed by justincady

17s

17s

[BOLT][AArch64] Fix crash for conditional tail calls Add buildbot information to first PRs from new contributors #41668: Pull request #140669 closed by maksfb

17s

17s

[mlir] [XeGPU] Add XeGPU workgroup to subgroup pass Add buildbot information to first PRs from new contributors #41667: Pull request #139477 closed by chencha3

17s

17s

[HLSL] Move where ZExt happens in 'EmitStoreThroughExtVectorComponentLValue' to handle bug with hlsl boolean vector swizzles Add buildbot information to first PRs from new contributors #41666: Pull request #140627 closed by spall

18s

18s

[DirectX] scalarize the dx.isinf intrinsic Add buildbot information to first PRs from new contributors #41665: Pull request #140638 closed by spall

17s

17s

[Docs][RISCV] Move Zilsd to 'Supported' status. NFC Add buildbot information to first PRs from new contributors #41664: Pull request #140757 closed by topperc

17s

17s

[AArch64] Use i32 extract from UADDV in popcount lowering. Add buildbot information to first PRs from new contributors #41663: Pull request #140718 closed by davemgreen

20s

20s

[C] Do not diagnose unions with -Wdefault-const-init Add buildbot information to first PRs from new contributors #41662: Pull request #140725 closed by AaronBallman

20s

20s

[lldb] Reduce max-children-count default to readable size Add buildbot information to first PRs from new contributors #41661: Pull request #139826 closed by kastiglione

18s

18s

[AMDGPU][True16][CodeGen] update test fmax3/fmin3 test with true16 mode Add buildbot information to first PRs from new contributors #41660: Pull request #140752 closed by broxigarchen

19s

19s

[flang] Undo the effects of CSE for hlfir.exactly_once. Add buildbot information to first PRs from new contributors #41659: Pull request #140190 closed by vzakhari

22s

22s

[RISCV] Add scheduling model for SiFive P800 processors Add buildbot information to first PRs from new contributors #41658: Pull request #139316 closed by mshockwave

21s

21s

[LLVM][AArch64]CFINV - Add UNPREDICTABLE behaviour if CRm is not zero Add buildbot information to first PRs from new contributors #41657: Pull request #140593 closed by CarolineConcatto

16s

16s

[RISCV] Add LD_RV32/SD_RV32 to a few more functions in RISCVInstrInfo. Add buildbot information to first PRs from new contributors #41656: Pull request #140640 closed by topperc

21s

21s

[llvm-objdump] --adjust-vma: Call getInstruction with adjusted address Add buildbot information to first PRs from new contributors #41655: Pull request #140471 closed by MaskRay

24s

24s

Fix the tests that have multiple same entry. Add buildbot information to first PRs from new contributors #41654: Pull request #140751 closed by qinkunbao

1s

1s

[X86] matchBinaryPermuteShuffle - match AVX512 "cross lane" SHLDQ/SRLDQ style patterns using VALIGN Add buildbot information to first PRs from new contributors #41653: Pull request #140538 closed by RKSimon

19s

19s

[X86] combineAdd - use SDPatternMatch to simplify "(add (zext (vXi1 X)), Y) -> (sub Y, (sext (vXi1 X)))" matching. Add buildbot information to first PRs from new contributors #41652: Pull request #140731 closed by RKSimon

20s

20s

[LV] Refine loop-invariance checks Add buildbot information to first PRs from new contributors #41651: Pull request #127516 closed by artagnon

7s

7s

[clang][analysis] Thread Safety Analysis: Handle parenthesis Add buildbot information to first PRs from new contributors #41650: Pull request #140656 closed by Prabhuk

18s

18s

[SLP][NFC]Make TreeEntry a class and store "need-to-schedule" state Add buildbot information to first PRs from new contributors #41649: Pull request #140734 closed by alexey-bataev

16s

16s

[AMDGPU][True16][CodeGen] set true16 mode as default for gfx11 Add buildbot information to first PRs from new contributors #41648: Pull request #138912 closed by broxigarchen

1s

1s