Skip to content

Actions: llvm/llvm-project

Actions

CI Checks

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
premerge.yaml
71,823 workflow run results
71,823 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[mlir][Transforms][NFC] Dialect Conversion: Manually populate unresolvedMaterializations CI Checks #73361: Pull request #144664 synchronize by matthias-springer
35m 46s users/matthias-springer/unres_rew
users/matthias-springer/unres_rew
35m 46s
[llvm-objdump] Support --symbolize-operand on AArch64 CI Checks #73360: Pull request #145009 opened by aengelke
1h 31m 53s users/aengelke/spr/llvm-objdump-support-symbolize-operand-on-aarch64
users/aengelke/spr/llvm-objdump-support-symbolize-operand-on-aarch64
1h 31m 53s
[BOLT] Support pre-aggregated returns CI Checks #73359: Pull request #143296 closed by aaupov
5s users/aaupov/spr/bolt-support-pre-aggregated-returns
users/aaupov/spr/bolt-support-pre-aggregated-returns
5s
[MLIR] Print more user-friendly error message when generating local reproducer and threading is enabled CI Checks #73358: Pull request #144905 synchronize by abulavin
29m 51s graphcore:better-error-for-local-reproducer
graphcore:better-error-for-local-reproducer
29m 51s
[X86] X86LegalizerInfo - use LegalFor instead if LegalIf for simple ISA/test pairs CI Checks #73357: Pull request #144675 synchronize by dipeshs809
1h 22m 1s dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
1h 22m 1s
[VPlan] Refine return types in VPBuilder (NFC) CI Checks #73356: Pull request #108858 synchronize by artagnon
52m 5s artagnon:vplan-builder-vpinst
artagnon:vplan-builder-vpinst
52m 5s
[BOLT] Support pre-aggregated returns CI Checks #73355: Pull request #143296 synchronize by aaupov
12m 49s users/aaupov/spr/bolt-support-pre-aggregated-returns
users/aaupov/spr/bolt-support-pre-aggregated-returns
12m 49s
[mlir][Func][NFC] Simplify implementation after #144706 CI Checks #73354: Pull request #145006 closed by matthias-springer
14s users/matthias-springer/simplify_6_20
users/matthias-springer/simplify_6_20
14s
[VPlan] Support VPWidenIntOrFpInductionRecipes with EVL tail folding CI Checks #73353: Pull request #144666 synchronize by lukel97
1h 12m 2s lukel97:loop-vectorize/evl-VPWidenIntOrFpInductionRecipe
lukel97:loop-vectorize/evl-VPWidenIntOrFpInductionRecipe
1h 12m 2s
[LV] Stengthen loop-invariance checks in isPredicatedInst CI Checks #73352: Pull request #140744 synchronize by artagnon
1h 33m 52s artagnon:lv-predicatedinst-li
artagnon:lv-predicatedinst-li
1h 33m 52s
[X86] X86LegalizerInfo - use LegalFor instead if LegalIf for simple ISA/test pairs CI Checks #73351: Pull request #144675 synchronize by dipeshs809
24m 15s dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
24m 15s
[mlir][arith][NFC] Remove redundant trait declaration CI Checks #73350: Pull request #145007 opened by matthias-springer
36m 18s users/matthias-springer/redundant_trait
users/matthias-springer/redundant_trait
36m 18s
[Offload] Add type information to device info nodes CI Checks #73349: Pull request #144535 synchronize by RossBrunton
8m 22s RossBrunton:variantinfo
RossBrunton:variantinfo
8m 22s
[X86] X86LegalizerInfo - use LegalFor instead if LegalIf for simple ISA/test pairs CI Checks #73348: Pull request #144675 synchronize by dipeshs809
6m 27s dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
dipeshs809:issue-138259-X86LegalizerInfo-use-LegalFor
6m 27s
[Offload] Check for initialization CI Checks #73347: Pull request #144370 synchronize by RossBrunton
6m 22s RossBrunton:uninit
RossBrunton:uninit
6m 22s
[mlir][Func][NFC] Simplify implementation after #144706 CI Checks #73346: Pull request #145006 opened by matthias-springer
20m 31s users/matthias-springer/simplify_6_20
users/matthias-springer/simplify_6_20
20m 31s
Add initial support for SPE brstack format CI Checks #73344: Pull request #129231 closed by paschalis-mpeis
1s kaadam:spe_brstack
kaadam:spe_brstack
1s
[RISCV] Support RVV register overlapping constraints CI Checks #73343: Pull request #145004 opened by BeMg
1h 11m 48s BeMg:pr-144289-overlap-rvv-reg-demo
BeMg:pr-144289-overlap-rvv-reg-demo
1h 11m 48s
[lldb] upgrade HandleFrameFormatVariable callees to llvm::Expected CI Checks #73342: Pull request #144731 synchronize by charles-zablit
6m 16s charles-zablit:charles-zablit/lldb/use-llvmExpected
charles-zablit:charles-zablit/lldb/use-llvmExpected
6m 16s
AMDGPU: Remove AMDGPUInstrInfo class CI Checks #73341: Pull request #144984 closed by arsenm
1s users/arsenm/amdgpu/remove-amdgpuinstrinfo
users/arsenm/amdgpu/remove-amdgpuinstrinfo
1s
[mlir][arith] Add back ElementwiseMappable to arith.trunci CI Checks #73340: Pull request #145000 closed by matthias-springer
23s users/matthias-springer/mappable
users/matthias-springer/mappable
23s
[CodeGen] Limit number of analyzed predecessors CI Checks #73339: Pull request #142584 closed by aengelke
1h 16m 44s users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
1h 16m 44s
[CodeGen] Limit number of analyzed predecessors CI Checks #73338: Pull request #142584 synchronize by aengelke
13s users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
13s
[CodeGen] Limit number of analyzed predecessors CI Checks #73337: Pull request #142584 synchronize by aengelke
1h 16m 56s users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
users/aengelke/spr/codegen-limit-number-of-analyzed-predecessors-1
1h 16m 56s
[LV] Extend FindLastIV to unsigned case CI Checks #73336: Pull request #141752 synchronize by artagnon
1h 17m 24s artagnon:lv-findlast-unsigned
artagnon:lv-findlast-unsigned
1h 17m 24s
ProTip! You can narrow down the results and go further in time using created:<2025-06-20 or the other filters available.