Skip to content

Actions: llvm/llvm-project

Actions

CI Checks

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
premerge.yaml
94,807 workflow run results
94,807 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[libc] Add struct_sched_param proxy header CI Checks #97601: Pull request #151722 synchronize by boomanaiden154
7m 35s boomanaiden154:libc-cleanup-all-sched
boomanaiden154:libc-cleanup-all-sched
7m 35s
[LV] Fix missing REQUIRES: asserts in test CI Checks #97600: Pull request #151737 opened by artagnon
6m 4s artagnon:lv-151664-test-requires-asserts
artagnon:lv-151664-test-requires-asserts
6m 4s
Avoid unnecessary erasing of constant Locs CI Checks #97599: Pull request #151573 synchronize by majiddadashi
26m 33s majiddadashi:main
majiddadashi:main
26m 33s
[SelectionDAG] Move sign pattern check from AArch64 and ARM to general SelectionDAG CI Checks #97598: Pull request #151736 opened by AZero13
32m 41s AZero13:asr
AZero13:asr
32m 41s
release/21.x: [AIX] Handle arbitrary sized integers when lowering formal arguments passed on the stack (#149351) CI Checks #97597: Pull request #151734 opened by llvmbot
36m 43s llvmbot:issue149351
llvmbot:issue149351
36m 43s
[win][arm64ec] Handle available_externally functions CI Checks #97596: Pull request #151610 synchronize by dpaoliello
42m 48s dpaoliello:ecea
dpaoliello:ecea
42m 48s
[LLVM][InstCombine] Extend masked_gather's demanded elt analysis. CI Checks #97595: Pull request #151732 opened by paulwalker-arm
41m 25s paulwalker-arm:vector-constants-masked-gather
paulwalker-arm:vector-constants-masked-gather
41m 25s
[CIR] Use getDefiningOp<OpTy>() instead of dyn_cast<OpTy>(getDefiningOp()) (NFC) CI Checks #97593: Pull request #151217 synchronize by xlauko
2s users/xlauko/cir-typed-get-defining-ops
users/xlauko/cir-typed-get-defining-ops
2s
[CIR] Use getDefiningOp<OpTy>() instead of dyn_cast<OpTy>(getDefiningOp()) (NFC) CI Checks #97594: Pull request #151217 synchronize by xlauko
24m 32s users/xlauko/cir-typed-get-defining-ops
users/xlauko/cir-typed-get-defining-ops
24m 32s
[CIR] Simplify ConstantOp accesses and its getDefiningOp CI Checks #97592: Pull request #151216 synchronize by xlauko
24m 34s users/xlauko/cir-constant-op-accesses
users/xlauko/cir-constant-op-accesses
24m 34s
[SYCL] Add property set types and JSON representation CI Checks #97591: Pull request #147321 synchronize by asudarsa
37m 40s jzc:property-sets
jzc:property-sets
37m 40s
[AMDGPU][True16][GlobalISel] Fix v2*16 build_vector patterns CI Checks #97590: Pull request #151496 synchronize by mbrkusanin
44m 31s mbrkusanin:true16-global-isel-build-packed-vector
mbrkusanin:true16-global-isel-build-packed-vector
44m 31s
[RISCV] Add intrinsics for strided segment loads with fixed vectors CI Checks #97589: Pull request #151611 closed by mshockwave
4s mshockwave:patch/rvv/strided-segmented-load-intrinsics
mshockwave:patch/rvv/strided-segmented-load-intrinsics
4s
[RISCV] Add intrinsics for strided segment loads with fixed vectors CI Checks #97588: Pull request #151611 synchronize by mshockwave
1m 10s mshockwave:patch/rvv/strided-segmented-load-intrinsics
mshockwave:patch/rvv/strided-segmented-load-intrinsics
1m 10s
[CIR] Add vptr type and generate vptr field when needed CI Checks #97587: Pull request #151377 synchronize by andykaylor
24m 54s andykaylor:cir-vptr-type
andykaylor:cir-vptr-type
24m 54s
[CIR] Handle expression with cleanups CI Checks #97586: Pull request #151600 synchronize by andykaylor
19m 6s andykaylor:cir-expr-cleanups
andykaylor:cir-expr-cleanups
19m 6s
[llvm][sroa] Fixed failing assertion caused by no handling for {launder,strip}.invariant.group in AggLoadStoreRewriter CI Checks #97585: Pull request #151574 synchronize by tommymcm
29m 40s tommymcm:sroa-launder
tommymcm:sroa-launder
29m 40s
[RISCV] Implement EmitTargetCodeForMemset for Xqcilsm CI Checks #97584: Pull request #151555 synchronize by svs-quic
29m 46s svs-quic:memset_aligned
svs-quic:memset_aligned
29m 46s
[AMDGPU][GlobalISel] Combine for breaking s64 and/or into two s32 insts CI Checks #97583: Pull request #151731 opened by mbrkusanin
25m 54s mbrkusanin:combine-and-s64-with-mask
mbrkusanin:combine-and-s64-with-mask
25m 54s
[AMDGPU][GlobalISel] Combine (or s64, zext(s32)) CI Checks #97582: Pull request #151519 synchronize by mbrkusanin
27m 24s mbrkusanin:combine-and-s64-s32
mbrkusanin:combine-and-s64-s32
27m 24s
[mlir][spirv] Fix verification and serialization replicated constant … CI Checks #97581: Pull request #151168 closed by kuhar
1s mahabadm:multidim_replicated_const_composites_fix
mahabadm:multidim_replicated_const_composites_fix
1s
[AArch64][ISel] Select constructive SVE2 ext instruction CI Checks #97579: Pull request #151730 opened by gbossu
58m 16s users/gbossu.vector.extract.2
users/gbossu.vector.extract.2
58m 16s
[AMDGPU] Ensure non-reserved CSR spilled regs are live-in CI Checks #97578: Pull request #146427 closed by macurtis-amd
10s macurtis-amd:bug-undef-spilled-agpr
macurtis-amd:bug-undef-spilled-agpr
10s
[libc++] Optimize {std,ranges}::distance for segmented iterators CI Checks #97577: Pull request #133612 synchronize by ldionne
5m 41s winner245:segmented-distance
winner245:segmented-distance
5m 41s
[AArch64][ISel] Subvector extracts can use undef for second EXT input CI Checks #97576: Pull request #151729 opened by gbossu
31m 39s users/gbossu.vector.extract.1
users/gbossu.vector.extract.1
31m 39s