Skip to content

Actions: llvm/llvm-project

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
73,836 workflow run results
73,836 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[AMDGPU] Simplify dpp builtin handling Issue Release Workflow #297246: Issue comment #115090 (comment) created by llvmbot
1s
1s
[AMDGPU] Simplify dpp builtin handling Issue Release Workflow #297247: Issue comment #115090 (comment) created by llvmbot
1s
1s
Comment on an issue Comment on an issue #89923: completed by vporpo
14s
14s
[AVX-512] Random unneeded vector zeroing? Issue Release Workflow #297245: Issue comment #115091 (comment) created by Validark
2s
2s
[AMDGPU] Simplify dpp builtin handling PR Subscriber #69900: Pull request #115090 labeled by llvmbot
22s
22s
[AMDGPU] Simplify dpp builtin handling PR Subscriber #69899: Pull request #115090 labeled by llvmbot
23s
23s
[AMDGPU] Numerical error related to load/store vectorization Issue Release Workflow #297244: Issue comment #112941 (comment) created by arsenm
1s
1s
Comment on an issue Comment on an issue #89922: completed by rampitec
20s
20s
[AMDGPU] Simplify dpp builtin handling Labelling new pull requests #143053: Pull request #115090 ready_for_review by rampitec
12s
12s
[AVX-512] Random unneeded vector zeroing? Issue Release Workflow #297243: Issue #115091 opened by Validark
1s
1s
[AVX-512] Random unneeded vector zeroing? Labeling new issues #25828: Issue #115091 opened by Validark
11s
11s
[AVX-512] Random unneeded vector zeroing? LLVM Bugs notifier #25695: Issue #115091 opened by Validark
20s
20s
Comment on an issue Comment on an issue #89921: completed by topperc
13s
13s
[AMDGPU] Simplify dpp builtin handling Issue Release Workflow #297242: Issue comment #115090 (comment) created by rampitec
1s
1s
[AMDGPU] Allow lane-op lowering for some illegal types Issue Release Workflow #297241: Issue comment #114887 (comment) edited by rampitec
2s
2s
[GISel][RISCV][AMDGPU] Add G_SHL, G_LSHR, G_ASHR to binop_left_to_zero. Issue Release Workflow #297240: Issue comment #115089 (comment) edited by llvmbot
2s
2s
[AMDGPU] Simplify dpp builtin handling Labelling new pull requests #143052: Pull request #115090 opened by rampitec
2s
2s
[AMDGPU] Simplify dpp builtin handling Check code formatting #108637: Pull request #115090 opened by rampitec
2m 56s users/rampitec/11-04-_amdgpu_simplify_dpp_builtin_handling
users/rampitec/11-04-_amdgpu_simplify_dpp_builtin_handling
2m 56s
[AMDGPU] Simplify dpp builtin handling Check for private emails used in PRs #24281: Pull request #115090 opened by rampitec
1m 30s users/rampitec/11-04-_amdgpu_simplify_dpp_builtin_handling
users/rampitec/11-04-_amdgpu_simplify_dpp_builtin_handling
1m 30s
[GISel][RISCV][AMDGPU] Add G_SHL, G_LSHR, G_ASHR to binop_left_to_zero. Issue Release Workflow #297239: Issue comment #115089 (comment) created by llvmbot
2s
2s
[AMDGPU] Allow lane-op lowering for some illegal types Check code formatting #108636: Pull request #114887 synchronize by rampitec
2m 56s users/rampitec/11-04-_amdgpu_allow_lane-op_lowering_for_illegal_types
users/rampitec/11-04-_amdgpu_allow_lane-op_lowering_for_illegal_types
2m 56s
[AMDGPU] Allow lane-op lowering for some illegal types Labelling new pull requests #143051: Pull request #114887 synchronize by rampitec
11s
11s
[GISel][RISCV][AMDGPU] Add G_SHL, G_LSHR, G_ASHR to binop_left_to_zero. PR Subscriber #69898: Pull request #115089 labeled by llvmbot
23s
23s
[GISel][RISCV][AMDGPU] Add G_SHL, G_LSHR, G_ASHR to binop_left_to_zero. PR Subscriber #69897: Pull request #115089 labeled by llvmbot
21s
21s
[GISel][RISCV][AMDGPU] Add G_SHL, G_LSHR, G_ASHR to binop_left_to_zero. Check for private emails used in PRs #24280: Pull request #115089 opened by topperc
1m 34s topperc:pr/shift-of-zero
topperc:pr/shift-of-zero
1m 34s