Skip to content

Commit 016a320

Browse files
committed
Remove some setInstrAndDebugLoc
1 parent 54c6fd3 commit 016a320

File tree

2 files changed

+0
-2
lines changed

2 files changed

+0
-2
lines changed

llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -549,7 +549,6 @@ void applyExtMulToMULL(MachineInstr &MI, MachineRegisterInfo &MRI,
549549
if (Src2Ty.getScalarSizeInBits() * 2 != DstTy.getScalarSizeInBits())
550550
Src2Reg = B.buildExtOrTrunc(ExtOpc, {HalfDstTy}, {Src2Reg}).getReg(0);
551551

552-
B.setInstrAndDebugLoc(MI);
553552
B.buildInstr(IsZExt ? AArch64::G_UMULL : AArch64::G_SMULL,
554553
{MI.getOperand(0).getReg()}, {Src1Reg, Src2Reg});
555554
MI.eraseFromParent();

llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1205,7 +1205,6 @@ void applyMulv2s64(MachineInstr &MI, MachineRegisterInfo &MRI,
12051205
LLT DstTy = MRI.getType(MI.getOperand(0).getReg());
12061206
assert(DstTy == LLT::fixed_vector(2, 64) && "Expected v2s64 Mul");
12071207
LegalizerHelper Helper(*MI.getMF(), Observer, B);
1208-
B.setInstrAndDebugLoc(MI);
12091208
Helper.fewerElementsVector(
12101209
MI, 0,
12111210
DstTy.changeElementCount(DstTy.getElementCount().divideCoefficientBy(2)));

0 commit comments

Comments
 (0)