@@ -2290,7 +2290,6 @@ llvm_target_lib_list = [lib for lib in [
2290
2290
"lib/Target/AVR/AVRGenDAGISel.inc" : ["-gen-dag-isel" ],
2291
2291
"lib/Target/AVR/AVRGenDisassemblerTables.inc" : [
2292
2292
"-gen-disassembler" ,
2293
- "-ignore-non-decodable-operands" ,
2294
2293
],
2295
2294
"lib/Target/AVR/AVRGenMCCodeEmitter.inc" : ["-gen-emitter" ],
2296
2295
"lib/Target/AVR/AVRGenInstrInfo.inc" : ["-gen-instr-info" ],
@@ -2330,7 +2329,6 @@ llvm_target_lib_list = [lib for lib in [
2330
2329
"lib/Target/Hexagon/HexagonGenDFAPacketizer.inc" : ["-gen-dfa-packetizer" ],
2331
2330
"lib/Target/Hexagon/HexagonGenDisassemblerTables.inc" : [
2332
2331
"-gen-disassembler" ,
2333
- "-ignore-non-decodable-operands" ,
2334
2332
],
2335
2333
"lib/Target/Hexagon/HexagonGenInstrInfo.inc" : ["-gen-instr-info" ],
2336
2334
"lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc" : ["-gen-emitter" ],
@@ -2453,7 +2451,6 @@ llvm_target_lib_list = [lib for lib in [
2453
2451
"lib/Target/RISCV/RISCVGenDisassemblerTables.inc" : [
2454
2452
"-gen-disassembler" ,
2455
2453
"--specialize-decoders-per-bitwidth" ,
2456
- "-ignore-non-decodable-operands" ,
2457
2454
],
2458
2455
"lib/Target/RISCV/RISCVGenInstrInfo.inc" : ["-gen-instr-info" ],
2459
2456
"lib/Target/RISCV/RISCVGenMacroFusion.inc" : ["-gen-macro-fusion-pred" ],
0 commit comments