Skip to content

Commit 0578b4d

Browse files
committed
[Fix] code review.
1 parent 3e91875 commit 0578b4d

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXSpacemiT.td

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
//===-- RISCVInstrInfoXSMTVDot.td --------------------------*- tablegen -*-===//
1+
//===-- RISCVInstrInfoXSpacemiT.td -------------------------*- tablegen -*-===//
22
//
33
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
44
// See https://llvm.org/LICENSE.txt for license information.

llvm/lib/Target/RISCV/RISCVRegisterInfo.td

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -788,8 +788,8 @@ def VR : VReg<!listconcat(VM1VTs, VMaskVTs),
788788
def VRNoV0 : VReg<!listconcat(VM1VTs, VMaskVTs), (sub VR, V0), 1>;
789789

790790
let GeneratePressureSet = false in
791-
def VREven : VReg<!listconcat(VM1VTs, VMaskVTs),
792-
(add (sequence "V%u", 0, 30, 2)), 1>;
791+
def VREven : VReg<VM1VTs, (add (sequence "V%u", 0, 30, 2)), 1>;
792+
793793
def VRM2 : VReg<VM2VTs, (add (sequence "V%uM2", 8, 31, 2),
794794
(sequence "V%uM2", 6, 0, 2)), 2>;
795795

0 commit comments

Comments
 (0)