Skip to content

Commit 079a9a1

Browse files
Add comment to assert.
1 parent 59a2572 commit 079a9a1

File tree

1 file changed

+5
-4
lines changed

1 file changed

+5
-4
lines changed

llvm/lib/Target/AArch64/AArch64ISelLowering.cpp

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -15905,10 +15905,11 @@ SDValue AArch64TargetLowering::LowerVSETCC(SDValue Op,
1590515905
if (LHS.getValueType().getVectorElementType().isInteger())
1590615906
return Op;
1590715907

15908-
assert((!Subtarget->hasFullFP16() &&
15909-
LHS.getValueType().getVectorElementType() != MVT::f16) ||
15910-
LHS.getValueType().getVectorElementType() != MVT::bf16 ||
15911-
LHS.getValueType().getVectorElementType() != MVT::f128);
15908+
assert(((!Subtarget->hasFullFP16() &&
15909+
LHS.getValueType().getVectorElementType() != MVT::f16) ||
15910+
LHS.getValueType().getVectorElementType() != MVT::bf16 ||
15911+
LHS.getValueType().getVectorElementType() != MVT::f128) &&
15912+
"Unexpected type!");
1591215913

1591315914
// Lower isnan(x) | isnan(never-nan) to x != x.
1591415915
// Lower !isnan(x) & !isnan(never-nan) to x == x.

0 commit comments

Comments
 (0)