Skip to content

Commit 0a64630

Browse files
fmayerfmayer
authored
[NFC] get rid of undef in avx512vl-intrinsics.ll test (#143641)
1 parent 8c890ea commit 0a64630

File tree

1 file changed

+36
-36
lines changed

1 file changed

+36
-36
lines changed

‎llvm/test/CodeGen/X86/avx512vl-intrinsics.ll‎

Lines changed: 36 additions & 36 deletions
Original file line numberDiff line numberDiff line change
@@ -46,7 +46,7 @@ define <2 x double> @test_compress_pd_128(<2 x double> %data) {
4646
; CHECK-LABEL: test_compress_pd_128:
4747
; CHECK: # %bb.0:
4848
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
49-
%1 = call <2 x double> @llvm.x86.avx512.mask.compress.v2f64(<2 x double> %data, <2 x double> undef, <2 x i1> <i1 true, i1 true>)
49+
%1 = call <2 x double> @llvm.x86.avx512.mask.compress.v2f64(<2 x double> %data, <2 x double> poison, <2 x i1> <i1 true, i1 true>)
5050
ret <2 x double> %1
5151
}
5252

@@ -94,7 +94,7 @@ define <4 x float> @test_compress_ps_128(<4 x float> %data) {
9494
; CHECK-LABEL: test_compress_ps_128:
9595
; CHECK: # %bb.0:
9696
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
97-
%1 = call <4 x float> @llvm.x86.avx512.mask.compress.v4f32(<4 x float> %data, <4 x float> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
97+
%1 = call <4 x float> @llvm.x86.avx512.mask.compress.v4f32(<4 x float> %data, <4 x float> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
9898
ret <4 x float> %1
9999
}
100100

@@ -142,7 +142,7 @@ define <2 x i64> @test_compress_q_128(<2 x i64> %data) {
142142
; CHECK-LABEL: test_compress_q_128:
143143
; CHECK: # %bb.0:
144144
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
145-
%1 = call <2 x i64> @llvm.x86.avx512.mask.compress.v2i64(<2 x i64> %data, <2 x i64> undef, <2 x i1> <i1 true, i1 true>)
145+
%1 = call <2 x i64> @llvm.x86.avx512.mask.compress.v2i64(<2 x i64> %data, <2 x i64> poison, <2 x i1> <i1 true, i1 true>)
146146
ret <2 x i64> %1
147147
}
148148

@@ -190,15 +190,15 @@ define <4 x i32> @test_compress_d_128(<4 x i32> %data) {
190190
; CHECK-LABEL: test_compress_d_128:
191191
; CHECK: # %bb.0:
192192
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
193-
%1 = call <4 x i32> @llvm.x86.avx512.mask.compress.v4i32(<4 x i32> %data, <4 x i32> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
193+
%1 = call <4 x i32> @llvm.x86.avx512.mask.compress.v4i32(<4 x i32> %data, <4 x i32> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
194194
ret <4 x i32> %1
195195
}
196196

197197
define <2 x double> @test_expand_pd_128(<2 x double> %data) {
198198
; CHECK-LABEL: test_expand_pd_128:
199199
; CHECK: # %bb.0:
200200
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
201-
%1 = call <2 x double> @llvm.x86.avx512.mask.expand.v2f64(<2 x double> %data, <2 x double> undef, <2 x i1> <i1 true, i1 true>)
201+
%1 = call <2 x double> @llvm.x86.avx512.mask.expand.v2f64(<2 x double> %data, <2 x double> poison, <2 x i1> <i1 true, i1 true>)
202202
ret <2 x double> %1
203203
}
204204

@@ -246,7 +246,7 @@ define <4 x float> @test_expand_ps_128(<4 x float> %data) {
246246
; CHECK-LABEL: test_expand_ps_128:
247247
; CHECK: # %bb.0:
248248
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
249-
%1 = call <4 x float> @llvm.x86.avx512.mask.expand.v4f32(<4 x float> %data, <4 x float> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
249+
%1 = call <4 x float> @llvm.x86.avx512.mask.expand.v4f32(<4 x float> %data, <4 x float> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
250250
ret <4 x float> %1
251251
}
252252

@@ -294,7 +294,7 @@ define <2 x i64> @test_expand_q_128(<2 x i64> %data) {
294294
; CHECK-LABEL: test_expand_q_128:
295295
; CHECK: # %bb.0:
296296
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
297-
%1 = call <2 x i64> @llvm.x86.avx512.mask.expand.v2i64(<2 x i64> %data, <2 x i64> undef, <2 x i1> <i1 true, i1 true>)
297+
%1 = call <2 x i64> @llvm.x86.avx512.mask.expand.v2i64(<2 x i64> %data, <2 x i64> poison, <2 x i1> <i1 true, i1 true>)
298298
ret <2 x i64> %1
299299
}
300300

@@ -342,7 +342,7 @@ define <4 x i32> @test_expand_d_128(<4 x i32> %data) {
342342
; CHECK-LABEL: test_expand_d_128:
343343
; CHECK: # %bb.0:
344344
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
345-
%1 = call <4 x i32> @llvm.x86.avx512.mask.expand.v4i32(<4 x i32> %data, <4 x i32> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
345+
%1 = call <4 x i32> @llvm.x86.avx512.mask.expand.v4i32(<4 x i32> %data, <4 x i32> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
346346
ret <4 x i32> %1
347347
}
348348

@@ -430,7 +430,7 @@ define <4 x double> @test_compress_pd_256(<4 x double> %data) {
430430
; CHECK-LABEL: test_compress_pd_256:
431431
; CHECK: # %bb.0:
432432
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
433-
%1 = call <4 x double> @llvm.x86.avx512.mask.compress.v4f64(<4 x double> %data, <4 x double> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
433+
%1 = call <4 x double> @llvm.x86.avx512.mask.compress.v4f64(<4 x double> %data, <4 x double> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
434434
ret <4 x double> %1
435435
}
436436

@@ -476,7 +476,7 @@ define <8 x float> @test_compress_ps_256(<8 x float> %data) {
476476
; CHECK-LABEL: test_compress_ps_256:
477477
; CHECK: # %bb.0:
478478
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
479-
%1 = call <8 x float> @llvm.x86.avx512.mask.compress.v8f32(<8 x float> %data, <8 x float> undef, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
479+
%1 = call <8 x float> @llvm.x86.avx512.mask.compress.v8f32(<8 x float> %data, <8 x float> poison, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
480480
ret <8 x float> %1
481481
}
482482

@@ -524,7 +524,7 @@ define <4 x i64> @test_compress_q_256(<4 x i64> %data) {
524524
; CHECK-LABEL: test_compress_q_256:
525525
; CHECK: # %bb.0:
526526
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
527-
%1 = call <4 x i64> @llvm.x86.avx512.mask.compress.v4i64(<4 x i64> %data, <4 x i64> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
527+
%1 = call <4 x i64> @llvm.x86.avx512.mask.compress.v4i64(<4 x i64> %data, <4 x i64> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
528528
ret <4 x i64> %1
529529
}
530530

@@ -570,15 +570,15 @@ define <8 x i32> @test_compress_d_256(<8 x i32> %data) {
570570
; CHECK-LABEL: test_compress_d_256:
571571
; CHECK: # %bb.0:
572572
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
573-
%1 = call <8 x i32> @llvm.x86.avx512.mask.compress.v8i32(<8 x i32> %data, <8 x i32> undef, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
573+
%1 = call <8 x i32> @llvm.x86.avx512.mask.compress.v8i32(<8 x i32> %data, <8 x i32> poison, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
574574
ret <8 x i32> %1
575575
}
576576

577577
define <4 x double> @test_expand_pd_256(<4 x double> %data) {
578578
; CHECK-LABEL: test_expand_pd_256:
579579
; CHECK: # %bb.0:
580580
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
581-
%1 = call <4 x double> @llvm.x86.avx512.mask.expand.v4f64(<4 x double> %data, <4 x double> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
581+
%1 = call <4 x double> @llvm.x86.avx512.mask.expand.v4f64(<4 x double> %data, <4 x double> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
582582
ret <4 x double> %1
583583
}
584584

@@ -626,7 +626,7 @@ define <8 x float> @test_expand_ps_256(<8 x float> %data) {
626626
; CHECK-LABEL: test_expand_ps_256:
627627
; CHECK: # %bb.0:
628628
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
629-
%1 = call <8 x float> @llvm.x86.avx512.mask.expand.v8f32(<8 x float> %data, <8 x float> undef, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
629+
%1 = call <8 x float> @llvm.x86.avx512.mask.expand.v8f32(<8 x float> %data, <8 x float> poison, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
630630
ret <8 x float> %1
631631
}
632632

@@ -672,7 +672,7 @@ define <4 x i64> @test_expand_q_256(<4 x i64> %data) {
672672
; CHECK-LABEL: test_expand_q_256:
673673
; CHECK: # %bb.0:
674674
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
675-
%1 = call <4 x i64> @llvm.x86.avx512.mask.expand.v4i64(<4 x i64> %data, <4 x i64> undef, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
675+
%1 = call <4 x i64> @llvm.x86.avx512.mask.expand.v4i64(<4 x i64> %data, <4 x i64> poison, <4 x i1> <i1 true, i1 true, i1 true, i1 true>)
676676
ret <4 x i64> %1
677677
}
678678

@@ -720,7 +720,7 @@ define <8 x i32> @test_expand_d_256(<8 x i32> %data) {
720720
; CHECK-LABEL: test_expand_d_256:
721721
; CHECK: # %bb.0:
722722
; CHECK-NEXT: ret{{[l|q]}} # encoding: [0xc3]
723-
%1 = call <8 x i32> @llvm.x86.avx512.mask.expand.v8i32(<8 x i32> %data, <8 x i32> undef, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
723+
%1 = call <8 x i32> @llvm.x86.avx512.mask.expand.v8i32(<8 x i32> %data, <8 x i32> poison, <8 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
724724
ret <8 x i32> %1
725725
}
726726

@@ -884,7 +884,7 @@ define <4 x float> @test_mm512_maskz_max_ps_128(<4 x float> %a0, <4 x float> %a1
884884
; X64-NEXT: retq # encoding: [0xc3]
885885
%1 = call <4 x float> @llvm.x86.sse.max.ps(<4 x float> %a0, <4 x float> %a1)
886886
%2 = bitcast i8 %mask to <8 x i1>
887-
%extract = shufflevector <8 x i1> %2, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
887+
%extract = shufflevector <8 x i1> %2, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
888888
%3 = select <4 x i1> %extract, <4 x float> %1, <4 x float> zeroinitializer
889889
ret <4 x float> %3
890890
}
@@ -906,7 +906,7 @@ define <4 x float> @test_mm512_mask_max_ps_128(<4 x float> %a0, <4 x float> %a1,
906906
; X64-NEXT: retq # encoding: [0xc3]
907907
%1 = call <4 x float> @llvm.x86.sse.max.ps(<4 x float> %a0, <4 x float> %a1)
908908
%2 = bitcast i8 %mask to <8 x i1>
909-
%extract = shufflevector <8 x i1> %2, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
909+
%extract = shufflevector <8 x i1> %2, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
910910
%3 = select <4 x i1> %extract, <4 x float> %1, <4 x float> %src
911911
ret <4 x float> %3
912912
}
@@ -986,7 +986,7 @@ define <4 x float> @test_mm512_maskz_min_ps_128(<4 x float> %a0, <4 x float> %a1
986986
; X64-NEXT: retq # encoding: [0xc3]
987987
%1 = call <4 x float> @llvm.x86.sse.min.ps(<4 x float> %a0, <4 x float> %a1)
988988
%2 = bitcast i8 %mask to <8 x i1>
989-
%extract = shufflevector <8 x i1> %2, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
989+
%extract = shufflevector <8 x i1> %2, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
990990
%3 = select <4 x i1> %extract, <4 x float> %1, <4 x float> zeroinitializer
991991
ret <4 x float> %3
992992
}
@@ -1008,7 +1008,7 @@ define <4 x float> @test_mm512_mask_min_ps_128(<4 x float> %a0, <4 x float> %a1,
10081008
; X64-NEXT: retq # encoding: [0xc3]
10091009
%1 = call <4 x float> @llvm.x86.sse.min.ps(<4 x float> %a0, <4 x float> %a1)
10101010
%2 = bitcast i8 %mask to <8 x i1>
1011-
%extract = shufflevector <8 x i1> %2, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
1011+
%extract = shufflevector <8 x i1> %2, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
10121012
%3 = select <4 x i1> %extract, <4 x float> %1, <4 x float> %src
10131013
ret <4 x float> %3
10141014
}
@@ -5223,7 +5223,7 @@ define <2 x i64> @test_x86_avx512_mask_psra_q_128(<2 x i64> %a0, <2 x i64> %a1,
52235223
; X64-NEXT: retq # encoding: [0xc3]
52245224
%res = call <2 x i64> @llvm.x86.avx512.psra.q.128(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
52255225
%mask.cast = bitcast i8 %mask to <8 x i1>
5226-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5226+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
52275227
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> %passthru
52285228
ret <2 x i64> %res2
52295229
}
@@ -5242,7 +5242,7 @@ define <2 x i64> @test_x86_avx512_maskz_psra_q_128(<2 x i64> %a0, <2 x i64> %a1,
52425242
; X64-NEXT: retq # encoding: [0xc3]
52435243
%res = call <2 x i64> @llvm.x86.avx512.psra.q.128(<2 x i64> %a0, <2 x i64> %a1) ; <<2 x i64>> [#uses=1]
52445244
%mask.cast = bitcast i8 %mask to <8 x i1>
5245-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5245+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
52465246
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> zeroinitializer
52475247
ret <2 x i64> %res2
52485248
}
@@ -5274,7 +5274,7 @@ define <4 x i64> @test_x86_avx512_mask_psra_q_256(<4 x i64> %a0, <2 x i64> %a1,
52745274
; X64-NEXT: retq # encoding: [0xc3]
52755275
%res = call <4 x i64> @llvm.x86.avx512.psra.q.256(<4 x i64> %a0, <2 x i64> %a1) ; <<4 x i64>> [#uses=1]
52765276
%mask.cast = bitcast i8 %mask to <8 x i1>
5277-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5277+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
52785278
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> %passthru
52795279
ret <4 x i64> %res2
52805280
}
@@ -5293,7 +5293,7 @@ define <4 x i64> @test_x86_avx512_maskz_psra_q_256(<4 x i64> %a0, <2 x i64> %a1,
52935293
; X64-NEXT: retq # encoding: [0xc3]
52945294
%res = call <4 x i64> @llvm.x86.avx512.psra.q.256(<4 x i64> %a0, <2 x i64> %a1) ; <<4 x i64>> [#uses=1]
52955295
%mask.cast = bitcast i8 %mask to <8 x i1>
5296-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5296+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
52975297
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> zeroinitializer
52985298
ret <4 x i64> %res2
52995299
}
@@ -5325,7 +5325,7 @@ define <2 x i64> @test_x86_avx512_mask_psrai_q_128(<2 x i64> %a0, <2 x i64> %pas
53255325
; X64-NEXT: retq # encoding: [0xc3]
53265326
%res = call <2 x i64> @llvm.x86.avx512.psrai.q.128(<2 x i64> %a0, i32 7) ; <<2 x i64>> [#uses=1]
53275327
%mask.cast = bitcast i8 %mask to <8 x i1>
5328-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5328+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
53295329
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> %passthru
53305330
ret <2 x i64> %res2
53315331
}
@@ -5344,7 +5344,7 @@ define <2 x i64> @test_x86_avx512_maskz_psrai_q_128(<2 x i64> %a0, i8 %mask) {
53445344
; X64-NEXT: retq # encoding: [0xc3]
53455345
%res = call <2 x i64> @llvm.x86.avx512.psrai.q.128(<2 x i64> %a0, i32 7) ; <<2 x i64>> [#uses=1]
53465346
%mask.cast = bitcast i8 %mask to <8 x i1>
5347-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5347+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
53485348
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> zeroinitializer
53495349
ret <2 x i64> %res2
53505350
}
@@ -5376,7 +5376,7 @@ define <4 x i64> @test_x86_avx512_mask_psrai_q_256(<4 x i64> %a0, <4 x i64> %pas
53765376
; X64-NEXT: retq # encoding: [0xc3]
53775377
%res = call <4 x i64> @llvm.x86.avx512.psrai.q.256(<4 x i64> %a0, i32 7) ; <<4 x i64>> [#uses=1]
53785378
%mask.cast = bitcast i8 %mask to <8 x i1>
5379-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5379+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
53805380
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> %passthru
53815381
ret <4 x i64> %res2
53825382
}
@@ -5395,7 +5395,7 @@ define <4 x i64> @test_x86_avx512_maskz_psrai_q_256(<4 x i64> %a0, i8 %mask) {
53955395
; X64-NEXT: retq # encoding: [0xc3]
53965396
%res = call <4 x i64> @llvm.x86.avx512.psrai.q.256(<4 x i64> %a0, i32 7) ; <<4 x i64>> [#uses=1]
53975397
%mask.cast = bitcast i8 %mask to <8 x i1>
5398-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5398+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
53995399
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> zeroinitializer
54005400
ret <4 x i64> %res2
54015401
}
@@ -5427,7 +5427,7 @@ define <2 x i64> @test_x86_avx512_mask_psrav_q_128(<2 x i64> %a0, <2 x i64> %a1,
54275427
; X64-NEXT: retq # encoding: [0xc3]
54285428
%res = call <2 x i64> @llvm.x86.avx512.psrav.q.128(<2 x i64> %a0, <2 x i64> %a1)
54295429
%mask.cast = bitcast i8 %mask to <8 x i1>
5430-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5430+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
54315431
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> %a2
54325432
ret <2 x i64> %res2
54335433
}
@@ -5447,7 +5447,7 @@ define <2 x i64> @test_x86_avx512_maskz_psrav_q_128(<2 x i64> %a0, <2 x i64> %a1
54475447
; X64-NEXT: retq # encoding: [0xc3]
54485448
%res = call <2 x i64> @llvm.x86.avx512.psrav.q.128(<2 x i64> %a0, <2 x i64> %a1)
54495449
%mask.cast = bitcast i8 %mask to <8 x i1>
5450-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <2 x i32> <i32 0, i32 1>
5450+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <2 x i32> <i32 0, i32 1>
54515451
%res2 = select <2 x i1> %mask.extract, <2 x i64> %res, <2 x i64> zeroinitializer
54525452
ret <2 x i64> %res2
54535453
}
@@ -5480,7 +5480,7 @@ define <4 x i64> @test_x86_avx512_mask_psrav_q_256(<4 x i64> %a0, <4 x i64> %a1,
54805480
; X64-NEXT: retq # encoding: [0xc3]
54815481
%res = call <4 x i64> @llvm.x86.avx512.psrav.q.256(<4 x i64> %a0, <4 x i64> %a1)
54825482
%mask.cast = bitcast i8 %mask to <8 x i1>
5483-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5483+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
54845484
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> %a2
54855485
ret <4 x i64> %res2
54865486
}
@@ -5500,7 +5500,7 @@ define <4 x i64> @test_x86_avx512_maskz_psrav_q_256(<4 x i64> %a0, <4 x i64> %a1
55005500
; X64-NEXT: retq # encoding: [0xc3]
55015501
%res = call <4 x i64> @llvm.x86.avx512.psrav.q.256(<4 x i64> %a0, <4 x i64> %a1)
55025502
%mask.cast = bitcast i8 %mask to <8 x i1>
5503-
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> undef, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
5503+
%mask.extract = shufflevector <8 x i1> %mask.cast, <8 x i1> poison, <4 x i32> <i32 0, i32 1, i32 2, i32 3>
55045504
%res2 = select <4 x i1> %mask.extract, <4 x i64> %res, <4 x i64> zeroinitializer
55055505
ret <4 x i64> %res2
55065506
}
@@ -6861,7 +6861,7 @@ define <4 x float> @test_mask_vfmadd128_ps_rmb(<4 x float> %a0, <4 x float> %a1,
68616861
; X64-NEXT: # xmm0 {%k1} = (xmm1 * xmm0) + mem
68626862
; X64-NEXT: retq # encoding: [0xc3]
68636863
%q = load float, ptr %ptr_a2
6864-
%vecinit.i = insertelement <4 x float> undef, float %q, i32 0
6864+
%vecinit.i = insertelement <4 x float> poison, float %q, i32 0
68656865
%vecinit2.i = insertelement <4 x float> %vecinit.i, float %q, i32 1
68666866
%vecinit4.i = insertelement <4 x float> %vecinit2.i, float %q, i32 2
68676867
%vecinit6.i = insertelement <4 x float> %vecinit4.i, float %q, i32 3
@@ -6889,7 +6889,7 @@ define <4 x float> @test_mask_vfmadd128_ps_rmba(<4 x float> %a0, <4 x float> %a1
68896889
; X64-NEXT: # xmm0 {%k1} = (xmm1 * xmm0) + mem
68906890
; X64-NEXT: retq # encoding: [0xc3]
68916891
%q = load float, ptr %ptr_a2, align 4
6892-
%vecinit.i = insertelement <4 x float> undef, float %q, i32 0
6892+
%vecinit.i = insertelement <4 x float> poison, float %q, i32 0
68936893
%vecinit2.i = insertelement <4 x float> %vecinit.i, float %q, i32 1
68946894
%vecinit4.i = insertelement <4 x float> %vecinit2.i, float %q, i32 2
68956895
%vecinit6.i = insertelement <4 x float> %vecinit4.i, float %q, i32 3
@@ -6914,7 +6914,7 @@ define <4 x float> @test_mask_vfmadd128_ps_rmbz(<4 x float> %a0, <4 x float> %a1
69146914
; X64-NEXT: # xmm0 = (xmm1 * xmm0) + mem
69156915
; X64-NEXT: retq # encoding: [0xc3]
69166916
%q = load float, ptr %ptr_a2
6917-
%vecinit.i = insertelement <4 x float> undef, float %q, i32 0
6917+
%vecinit.i = insertelement <4 x float> poison, float %q, i32 0
69186918
%vecinit2.i = insertelement <4 x float> %vecinit.i, float %q, i32 1
69196919
%vecinit4.i = insertelement <4 x float> %vecinit2.i, float %q, i32 2
69206920
%vecinit6.i = insertelement <4 x float> %vecinit4.i, float %q, i32 3
@@ -6936,7 +6936,7 @@ define <4 x float> @test_mask_vfmadd128_ps_rmbza(<4 x float> %a0, <4 x float> %a
69366936
; X64-NEXT: # xmm0 = (xmm1 * xmm0) + mem
69376937
; X64-NEXT: retq # encoding: [0xc3]
69386938
%q = load float, ptr %ptr_a2, align 4
6939-
%vecinit.i = insertelement <4 x float> undef, float %q, i32 0
6939+
%vecinit.i = insertelement <4 x float> poison, float %q, i32 0
69406940
%vecinit2.i = insertelement <4 x float> %vecinit.i, float %q, i32 1
69416941
%vecinit4.i = insertelement <4 x float> %vecinit2.i, float %q, i32 2
69426942
%vecinit6.i = insertelement <4 x float> %vecinit4.i, float %q, i32 3

0 commit comments

Comments
 (0)